WO2003028033A3 - Segmented metal bitlines - Google Patents

Segmented metal bitlines Download PDF

Info

Publication number
WO2003028033A3
WO2003028033A3 PCT/US2002/029760 US0229760W WO03028033A3 WO 2003028033 A3 WO2003028033 A3 WO 2003028033A3 US 0229760 W US0229760 W US 0229760W WO 03028033 A3 WO03028033 A3 WO 03028033A3
Authority
WO
WIPO (PCT)
Prior art keywords
memory cells
bitlines
metal
segments
segmented
Prior art date
Application number
PCT/US2002/029760
Other languages
French (fr)
Other versions
WO2003028033A2 (en
Inventor
Raul Adrian Cernea
Original Assignee
Sandisk Corp
Raul Adrian Cernea
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sandisk Corp, Raul Adrian Cernea filed Critical Sandisk Corp
Priority to AU2002330054A priority Critical patent/AU2002330054A1/en
Priority to DE60216782T priority patent/DE60216782T2/en
Priority to EP02766312A priority patent/EP1430482B1/en
Priority to JP2003531471A priority patent/JP4310189B2/en
Priority to KR1020047003927A priority patent/KR100914264B1/en
Publication of WO2003028033A2 publication Critical patent/WO2003028033A2/en
Publication of WO2003028033A3 publication Critical patent/WO2003028033A3/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/24—Bit-line control circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/18—Bit line organisation; Bit line lay-out

Abstract

An array of memory cells of an integrated circuit are organized so metal bitlines are segmented. The memory cells may be nonvolatile memory cells such as floating gate, Flash, EEPROM, and EPROM cells. The bitlines for the memory cells are strapped to metal, and the metal bitline is segmented. The individual segments (304, 308) may be selectively connected to voltages as desired to allow configuring (e.g., programming) or reading of the memory cells. The programming voltage may be a high voltage, above the VCC of the integrated circuit. By dividing the metal bitlines into segments, this reduces noise between bitlines and improve the performance and reliability, and reduce power consumption because the parasitic capacitances are reduced compared to a long metal bitline (i.e., where all the segments are connected together and operated as one).
PCT/US2002/029760 2001-09-21 2002-09-18 Segmented metal bitlines WO2003028033A2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
AU2002330054A AU2002330054A1 (en) 2001-09-21 2002-09-18 Segmented metal bitlines
DE60216782T DE60216782T2 (en) 2001-09-21 2002-09-18 Segmented metal bitlines
EP02766312A EP1430482B1 (en) 2001-09-21 2002-09-18 Segmented metal bitlines
JP2003531471A JP4310189B2 (en) 2001-09-21 2002-09-18 Segmented metal bit lines
KR1020047003927A KR100914264B1 (en) 2001-09-21 2002-09-18 Segmented metal bitlines

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/960,586 2001-09-21
US09/960,586 US6552932B1 (en) 2001-09-21 2001-09-21 Segmented metal bitlines

Publications (2)

Publication Number Publication Date
WO2003028033A2 WO2003028033A2 (en) 2003-04-03
WO2003028033A3 true WO2003028033A3 (en) 2003-10-30

Family

ID=25503353

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/029760 WO2003028033A2 (en) 2001-09-21 2002-09-18 Segmented metal bitlines

Country Status (10)

Country Link
US (4) US6552932B1 (en)
EP (1) EP1430482B1 (en)
JP (1) JP4310189B2 (en)
KR (1) KR100914264B1 (en)
CN (1) CN100490001C (en)
AT (1) ATE348389T1 (en)
AU (1) AU2002330054A1 (en)
DE (1) DE60216782T2 (en)
TW (1) TW561584B (en)
WO (1) WO2003028033A2 (en)

Families Citing this family (92)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6552932B1 (en) * 2001-09-21 2003-04-22 Sandisk Corporation Segmented metal bitlines
US6646914B1 (en) * 2002-03-12 2003-11-11 Advanced Micro Devices, Inc. Flash memory array architecture having staggered metal lines
US7027324B2 (en) * 2004-06-09 2006-04-11 Headway Technologies, Inc. Method and system for providing common read and write word lines for a segmented word line MRAM array
JP2008507805A (en) * 2004-07-27 2008-03-13 ユニバーシティー オブ トロント Adjustable magnetic switch
US20060262593A1 (en) * 2004-07-27 2006-11-23 Stephane Aouba Magnetic memory composition and method of manufacture
US7499303B2 (en) * 2004-09-24 2009-03-03 Integrated Device Technology, Inc. Binary and ternary non-volatile CAM
US7313023B2 (en) * 2005-03-11 2007-12-25 Sandisk Corporation Partition of non-volatile memory array to reduce bit line capacitance
US7606066B2 (en) 2005-09-07 2009-10-20 Innovative Silicon Isi Sa Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same
US7526715B2 (en) * 2005-10-17 2009-04-28 Ramot At Tel Aviv University Ltd. Probabilistic error correction in multi-bit-per-cell flash memory
US7701756B2 (en) 2005-12-21 2010-04-20 Governing Council Of The University Of Toronto Magnetic memory composition and method of manufacture
US7593264B2 (en) * 2006-01-09 2009-09-22 Macronix International Co., Ltd. Method and apparatus for programming nonvolatile memory
US7492632B2 (en) 2006-04-07 2009-02-17 Innovative Silicon Isi Sa Memory array having a programmable word length, and method of operating same
WO2007128738A1 (en) * 2006-05-02 2007-11-15 Innovative Silicon Sa Semiconductor memory cell and array using punch-through to program and read same
US8069377B2 (en) 2006-06-26 2011-11-29 Micron Technology, Inc. Integrated circuit having memory array including ECC and column redundancy and method of operating the same
US7542340B2 (en) * 2006-07-11 2009-06-02 Innovative Silicon Isi Sa Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same
US8264041B2 (en) * 2007-01-26 2012-09-11 Micron Technology, Inc. Semiconductor device with electrically floating body
WO2009031052A2 (en) 2007-03-29 2009-03-12 Innovative Silicon S.A. Zero-capacitor (floating body) random access memory circuits with polycide word lines and manufacturing methods therefor
US8064274B2 (en) * 2007-05-30 2011-11-22 Micron Technology, Inc. Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same
US8085594B2 (en) * 2007-06-01 2011-12-27 Micron Technology, Inc. Reading technique for memory cell with electrically floating body transistor
US8368137B2 (en) * 2007-06-26 2013-02-05 Sandisk Technologies Inc. Dual bit line metal layers for non-volatile memory
US8097504B2 (en) * 2007-06-26 2012-01-17 Sandisk Technologies Inc. Method for forming dual bit line metal layers for non-volatile memory
WO2009039169A1 (en) 2007-09-17 2009-03-26 Innovative Silicon S.A. Refreshing data of memory cells with electrically floating body transistors
WO2009064619A1 (en) * 2007-11-16 2009-05-22 Rambus Inc. Apparatus and method for segmentation of a memory device
US8536628B2 (en) 2007-11-29 2013-09-17 Micron Technology, Inc. Integrated circuit having memory cell array including barriers, and method of manufacturing same
US8349662B2 (en) * 2007-12-11 2013-01-08 Micron Technology, Inc. Integrated circuit having memory cell array, and method of manufacturing same
US8773933B2 (en) 2012-03-16 2014-07-08 Micron Technology, Inc. Techniques for accessing memory cells
US8014195B2 (en) 2008-02-06 2011-09-06 Micron Technology, Inc. Single transistor memory cell
US8189376B2 (en) * 2008-02-08 2012-05-29 Micron Technology, Inc. Integrated circuit having memory cells including gate material having high work function, and method of manufacturing same
US7957206B2 (en) * 2008-04-04 2011-06-07 Micron Technology, Inc. Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same
US8130528B2 (en) * 2008-08-25 2012-03-06 Sandisk 3D Llc Memory system with sectional data lines
US7947543B2 (en) 2008-09-25 2011-05-24 Micron Technology, Inc. Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation
US7933140B2 (en) 2008-10-02 2011-04-26 Micron Technology, Inc. Techniques for reducing a voltage swing
US8027209B2 (en) 2008-10-06 2011-09-27 Sandisk 3D, Llc Continuous programming of non-volatile memory
US7924630B2 (en) * 2008-10-15 2011-04-12 Micron Technology, Inc. Techniques for simultaneously driving a plurality of source lines
US8223574B2 (en) * 2008-11-05 2012-07-17 Micron Technology, Inc. Techniques for block refreshing a semiconductor memory device
US8213226B2 (en) 2008-12-05 2012-07-03 Micron Technology, Inc. Vertical transistor memory cell and array
US8040744B2 (en) 2009-01-05 2011-10-18 Sandisk Technologies Inc. Spare block management of non-volatile memories
US8319294B2 (en) * 2009-02-18 2012-11-27 Micron Technology, Inc. Techniques for providing a source line plane
US8710566B2 (en) * 2009-03-04 2014-04-29 Micron Technology, Inc. Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device
KR20120006516A (en) 2009-03-31 2012-01-18 마이크론 테크놀로지, 인크. Techniques for providing a semiconductor memory device
US8279650B2 (en) * 2009-04-20 2012-10-02 Sandisk 3D Llc Memory system with data line switching scheme
US8139418B2 (en) 2009-04-27 2012-03-20 Micron Technology, Inc. Techniques for controlling a direct injection semiconductor memory device
US8508994B2 (en) * 2009-04-30 2013-08-13 Micron Technology, Inc. Semiconductor device with floating gate and electrically floating body
US8498157B2 (en) 2009-05-22 2013-07-30 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device
US8537610B2 (en) 2009-07-10 2013-09-17 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US9076543B2 (en) * 2009-07-27 2015-07-07 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device
US8199595B2 (en) * 2009-09-04 2012-06-12 Micron Technology, Inc. Techniques for sensing a semiconductor memory device
US8174881B2 (en) 2009-11-24 2012-05-08 Micron Technology, Inc. Techniques for reducing disturbance in a semiconductor device
US8310893B2 (en) * 2009-12-16 2012-11-13 Micron Technology, Inc. Techniques for reducing impact of array disturbs in a semiconductor memory device
US8416636B2 (en) * 2010-02-12 2013-04-09 Micron Technology, Inc. Techniques for controlling a semiconductor memory device
US8576631B2 (en) * 2010-03-04 2013-11-05 Micron Technology, Inc. Techniques for sensing a semiconductor memory device
US8411513B2 (en) * 2010-03-04 2013-04-02 Micron Technology, Inc. Techniques for providing a semiconductor memory device having hierarchical bit lines
US8369177B2 (en) * 2010-03-05 2013-02-05 Micron Technology, Inc. Techniques for reading from and/or writing to a semiconductor memory device
EP2548227B1 (en) 2010-03-15 2021-07-14 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US8411524B2 (en) 2010-05-06 2013-04-02 Micron Technology, Inc. Techniques for refreshing a semiconductor memory device
US9570678B1 (en) 2010-06-08 2017-02-14 Crossbar, Inc. Resistive RAM with preferental filament formation region and methods
US9601692B1 (en) 2010-07-13 2017-03-21 Crossbar, Inc. Hetero-switching layer in a RRAM device and method
US8946046B1 (en) 2012-05-02 2015-02-03 Crossbar, Inc. Guided path for forming a conductive filament in RRAM
US9013911B2 (en) * 2011-06-23 2015-04-21 Crossbar, Inc. Memory array architecture with two-terminal memory cells
US8569172B1 (en) 2012-08-14 2013-10-29 Crossbar, Inc. Noble metal/non-noble metal electrode for RRAM applications
US8884261B2 (en) 2010-08-23 2014-11-11 Crossbar, Inc. Device switching using layered device structure
US8502185B2 (en) 2011-05-31 2013-08-06 Crossbar, Inc. Switching device having a non-linear element
USRE46335E1 (en) 2010-11-04 2017-03-07 Crossbar, Inc. Switching device having a non-linear element
US8531878B2 (en) 2011-05-17 2013-09-10 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US9620206B2 (en) 2011-05-31 2017-04-11 Crossbar, Inc. Memory array architecture with two-terminal memory cells
US9559216B2 (en) 2011-06-06 2017-01-31 Micron Technology, Inc. Semiconductor memory device and method for biasing same
JP6012263B2 (en) * 2011-06-09 2016-10-25 株式会社半導体エネルギー研究所 Semiconductor memory device
US8619459B1 (en) 2011-06-23 2013-12-31 Crossbar, Inc. High operating speed resistive random access memory
US9564587B1 (en) 2011-06-30 2017-02-07 Crossbar, Inc. Three-dimensional two-terminal memory with enhanced electric field and segmented interconnects
US9166163B2 (en) 2011-06-30 2015-10-20 Crossbar, Inc. Sub-oxide interface layer for two-terminal memory
US9627443B2 (en) 2011-06-30 2017-04-18 Crossbar, Inc. Three-dimensional oblique two-terminal memory with enhanced electric field
US8946669B1 (en) 2012-04-05 2015-02-03 Crossbar, Inc. Resistive memory device and fabrication methods
US8796778B2 (en) 2011-12-09 2014-08-05 Micron Technology, Inc. Apparatuses and methods for transposing select gates
US8760957B2 (en) 2012-03-27 2014-06-24 SanDisk Technologies, Inc. Non-volatile memory and method having a memory array with a high-speed, short bit-line portion
US9685608B2 (en) 2012-04-13 2017-06-20 Crossbar, Inc. Reduced diffusion in metal electrode for two-terminal memory
US8658476B1 (en) 2012-04-20 2014-02-25 Crossbar, Inc. Low temperature P+ polycrystalline silicon material for non-volatile memory device
US10096653B2 (en) 2012-08-14 2018-10-09 Crossbar, Inc. Monolithically integrated resistive memory using integrated-circuit foundry compatible processes
US9583701B1 (en) 2012-08-14 2017-02-28 Crossbar, Inc. Methods for fabricating resistive memory device switching material using ion implantation
US9576616B2 (en) 2012-10-10 2017-02-21 Crossbar, Inc. Non-volatile memory with overwrite capability and low write amplification
US9484917B2 (en) 2012-12-18 2016-11-01 Intel Corporation Digital clamp for state retention
US9484888B2 (en) 2012-12-19 2016-11-01 Intel Corporation Linear resistor with high resolution and bandwidth
US8922252B2 (en) 2012-12-19 2014-12-30 Intel Corporation Threshold voltage dependent power-gate driver
US8971097B2 (en) * 2012-12-27 2015-03-03 Intel Corporation SRAM bit-line and write assist apparatus and method for lowering dynamic power and peak current, and a dual input level-shifter
US9766678B2 (en) 2013-02-04 2017-09-19 Intel Corporation Multiple voltage identification (VID) power architecture, a digital synthesizable low dropout regulator, and apparatus for improving reliability of power gates
US9755660B2 (en) 2013-02-15 2017-09-05 Intel Corporation Apparatus for generating digital thermometer codes
US8847633B1 (en) 2013-03-08 2014-09-30 Intel Corporation Low voltage swing repeater
KR20150054225A (en) * 2013-11-11 2015-05-20 삼성전자주식회사 Logic embedded non-volatile memory device
US10290801B2 (en) 2014-02-07 2019-05-14 Crossbar, Inc. Scalable silicon based resistive memory device
JP6545649B2 (en) * 2016-09-16 2019-07-17 東芝メモリ株式会社 Memory device
US10199095B1 (en) * 2017-09-01 2019-02-05 Globalfoundries Inc. Bit line strapping scheme for high density SRAM
US10614894B2 (en) 2018-01-12 2020-04-07 Sandisk Technologies Llc Select gates separation for improving performance in three-dimensional non-volatile memory
US11676917B2 (en) * 2020-11-24 2023-06-13 Micron Technology, Inc. Active protection circuits for semiconductor devices

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6353787A (en) * 1986-08-22 1988-03-08 Fujitsu Ltd Semiconductor storage device
JPS63222390A (en) * 1987-03-10 1988-09-16 Mitsubishi Electric Corp Semiconductor storage device
JPH09282891A (en) * 1996-04-05 1997-10-31 Nec Corp Semiconductor apparatus
US5796671A (en) * 1996-03-01 1998-08-18 Wahlstrom; Sven E. Dynamic random access memory
US5856938A (en) * 1996-02-22 1999-01-05 Nec Corporation Small-sized multi-valued semiconductor memory device with coupled capacitors between divided bit lines

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4730280A (en) * 1984-11-20 1988-03-08 Fujitsu Limited Semiconductor memory device having sense amplifiers with different driving abilities
JP2543870B2 (en) * 1986-09-30 1996-10-16 株式会社東芝 Semiconductor memory device
US5095344A (en) 1988-06-08 1992-03-10 Eliyahou Harari Highly compact eprom and flash eeprom devices
US5268870A (en) 1988-06-08 1993-12-07 Eliyahou Harari Flash EEPROM system and intelligent programming and erasing methods therefor
DE69033262T2 (en) 1989-04-13 2000-02-24 Sandisk Corp EEPROM card with replacement of faulty memory cells and buffer
US5172338B1 (en) 1989-04-13 1997-07-08 Sandisk Corp Multi-state eeprom read and write circuits and techniques
US5343063A (en) 1990-12-18 1994-08-30 Sundisk Corporation Dense vertical programmable read only memory cell structure and processes for making them
US5270979A (en) 1991-03-15 1993-12-14 Sundisk Corporation Method for optimum erasing of EEPROM
US6230233B1 (en) 1991-09-13 2001-05-08 Sandisk Corporation Wear leveling techniques for flash EEPROM systems
US5712180A (en) 1992-01-14 1998-01-27 Sundisk Corporation EEPROM with split gate source side injection
US6222762B1 (en) 1992-01-14 2001-04-24 Sandisk Corporation Multi-state memory
US5315541A (en) 1992-07-24 1994-05-24 Sundisk Corporation Segmented column memory array
US5682350A (en) * 1996-03-29 1997-10-28 Aplus Integrated Circuits, Inc. Flash memory with divided bitline
US5754469A (en) * 1996-06-14 1998-05-19 Macronix International Co., Ltd. Page mode floating gate memory device storing multiple bits per cell
JPH10320989A (en) * 1997-05-16 1998-12-04 Toshiba Microelectron Corp Non-volatile semiconductor memory
US5963465A (en) 1997-12-12 1999-10-05 Saifun Semiconductors, Ltd. Symmetric segmented memory array architecture
US5917744A (en) * 1997-12-18 1999-06-29 Siemens Aktiengesellschaft Semiconductor memory having hierarchical bit line architecture with interleaved master bitlines
KR19990065216A (en) * 1998-01-09 1999-08-05 윤종용 Semiconductor memory device with improved characteristics
TW419812B (en) * 1998-02-18 2001-01-21 Sanyo Electric Co Non-volatile semiconductor memory
US6091633A (en) 1999-08-09 2000-07-18 Sandisk Corporation Memory array architecture utilizing global bit lines shared by multiple cells
US6147910A (en) * 1999-08-31 2000-11-14 Macronix International Co., Ltd. Parallel read and verify for floating gate memory device
US6359305B1 (en) 1999-12-22 2002-03-19 Turbo Ic, Inc. Trench-isolated EEPROM flash in segmented bit line page architecture
US6515906B2 (en) * 2000-12-28 2003-02-04 Intel Corporation Method and apparatus for matched-reference sensing architecture for non-volatile memories
US6532172B2 (en) 2001-05-31 2003-03-11 Sandisk Corporation Steering gate and bit line segmentation in non-volatile memories
US6552932B1 (en) 2001-09-21 2003-04-22 Sandisk Corporation Segmented metal bitlines

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6353787A (en) * 1986-08-22 1988-03-08 Fujitsu Ltd Semiconductor storage device
JPS63222390A (en) * 1987-03-10 1988-09-16 Mitsubishi Electric Corp Semiconductor storage device
US5856938A (en) * 1996-02-22 1999-01-05 Nec Corporation Small-sized multi-valued semiconductor memory device with coupled capacitors between divided bit lines
US5796671A (en) * 1996-03-01 1998-08-18 Wahlstrom; Sven E. Dynamic random access memory
JPH09282891A (en) * 1996-04-05 1997-10-31 Nec Corp Semiconductor apparatus

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 012, no. 271 (P - 736) 28 July 1988 (1988-07-28) *
PATENT ABSTRACTS OF JAPAN vol. 013, no. 019 (P - 814) 18 January 1989 (1989-01-18) *
PATENT ABSTRACTS OF JAPAN vol. 1998, no. 02 30 January 1998 (1998-01-30) *

Also Published As

Publication number Publication date
DE60216782T2 (en) 2007-11-08
US20030206450A1 (en) 2003-11-06
US6552932B1 (en) 2003-04-22
DE60216782D1 (en) 2007-01-25
US6856541B2 (en) 2005-02-15
US6922358B2 (en) 2005-07-26
US7158409B2 (en) 2007-01-02
CN1556995A (en) 2004-12-22
AU2002330054A1 (en) 2003-04-07
KR100914264B1 (en) 2009-08-27
CN100490001C (en) 2009-05-20
EP1430482B1 (en) 2006-12-13
EP1430482A2 (en) 2004-06-23
ATE348389T1 (en) 2007-01-15
US20050002232A1 (en) 2005-01-06
KR20040051587A (en) 2004-06-18
JP2005505088A (en) 2005-02-17
WO2003028033A2 (en) 2003-04-03
US20050232010A1 (en) 2005-10-20
TW561584B (en) 2003-11-11
JP4310189B2 (en) 2009-08-05

Similar Documents

Publication Publication Date Title
WO2003028033A3 (en) Segmented metal bitlines
KR101721005B1 (en) Method of programming a non-volatile semiconductor memory device
US7006381B2 (en) Semiconductor device having a byte-erasable EEPROM memory
US6044017A (en) Flash memory device
US20080089130A1 (en) Non-volatile memory devices and methods of programming the same
JP2003526192A (en) Flash memory array
WO1998029907A3 (en) Low voltage single supply cmos electrically erasable read-only memory
EP1271553A3 (en) Operating techniques for reducing effects of coupling between storage elements of a non-volatile memory in multiple-data states
US6493262B1 (en) Method for operating nonvolatile memory cells
DE60200498D1 (en) Programming method for a non-volatile semiconductor memory
KR100399351B1 (en) Nand-type flash memory device with shared selection line structure
US20070014184A1 (en) Wordline decoder of non-volatile memory device using hpmos
CN101461009A (en) Array source line (AVSS) controlled high voltage regulation for programming flash or EE array
AU2003265846A1 (en) Contactless uniform-tunneling separate p-well (cusp) non-volatile memory array architecture, fabrication and operation
EP1274096A3 (en) Control gate and word line voltage boosting scheme for twin MONOS memory cells
US20170140823A1 (en) Nand flash memory comprising a current sensing page buffer
US20110280078A1 (en) Charge pump operation in a non-volatile memory device
US20070103959A1 (en) Method And Apparatus For Reducing Leakage Current In A Read Only Memory Device Using Shortened Precharge Phase
US7403420B2 (en) Flash memory device and associated recharge method
WO2000041216A3 (en) Pmos avalanche programmed floating gate memory cell structure
US6888754B2 (en) Nonvolatile semiconductor memory array with byte-program, byte-erase, and byte-read capabilities
US6069519A (en) Leakage improved charge pump for nonvolatile memory device
WO2004021361A3 (en) Eeprom comprising a non-volatile register which is integrated into the memory area thereof
US8520465B2 (en) Semiconductor device
KR100708915B1 (en) Method to reduce capacitive loading in flash memory x-decoder for accurate voltage control at wordlines and select lines

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BY BZ CA CH CN CO CR CU CZ DE DM DZ EC EE ES FI GB GD GE GH HR HU ID IL IN IS JP KE KG KP KR LC LK LR LS LT LU LV MA MD MG MN MW MX MZ NO NZ OM PH PL PT RU SD SE SG SI SK SL TJ TM TN TR TZ UA UG US UZ VN YU ZA ZM

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ UG ZM ZW AM AZ BY KG KZ RU TJ TM AT BE BG CH CY CZ DK EE ES FI FR GB GR IE IT LU MC PT SE SK TR BF BJ CF CG CI GA GN GQ GW ML MR NE SN TD TG US

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2002766312

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020047003927

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2003531471

Country of ref document: JP

Ref document number: 2002818422X

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 2002766312

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 2002766312

Country of ref document: EP