WO2003052586A3 - Data processing system having multiple processors - Google Patents

Data processing system having multiple processors Download PDF

Info

Publication number
WO2003052586A3
WO2003052586A3 PCT/IB2002/005168 IB0205168W WO03052586A3 WO 2003052586 A3 WO2003052586 A3 WO 2003052586A3 IB 0205168 W IB0205168 W IB 0205168W WO 03052586 A3 WO03052586 A3 WO 03052586A3
Authority
WO
WIPO (PCT)
Prior art keywords
communication
processor
layer
communication network
computation
Prior art date
Application number
PCT/IB2002/005168
Other languages
French (fr)
Other versions
WO2003052586A2 (en
Inventor
Eijndhoven Josephus T J Van
Evert J Pol
Martijn J Rutten
Der Wolf Pieter Van
Om P Gangwal
Original Assignee
Koninkl Philips Electronics Nv
Eijndhoven Josephus T J Van
Evert J Pol
Martijn J Rutten
Der Wolf Pieter Van
Om P Gangwal
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv, Eijndhoven Josephus T J Van, Evert J Pol, Martijn J Rutten, Der Wolf Pieter Van, Om P Gangwal filed Critical Koninkl Philips Electronics Nv
Priority to EP02779850A priority Critical patent/EP1459177A2/en
Priority to JP2003553407A priority patent/JP2005513610A/en
Priority to KR1020047009071A priority patent/KR100960413B1/en
Priority to US10/498,596 priority patent/US7653736B2/en
Priority to AU2002343180A priority patent/AU2002343180A1/en
Publication of WO2003052586A2 publication Critical patent/WO2003052586A2/en
Publication of WO2003052586A3 publication Critical patent/WO2003052586A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/54—Interprogram communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer

Abstract

The invention is based on the idea to effectively separate communication hardware, e.g. busses and memory, and computation hardware, e.g. processors, in a data processing system by introducing a communication means for each processor. By introducing this separation the processors can concentrate on performing their function-specific tasks, while the communication means provide the communication support for the respective processor. Therefore, a data processing system is provided with a computation, a communication support and a communication network layer. The computation layer comprises a first and at least a second processor for processing a stream of data objects. The first processor passes a number of data objects from a stream to the second processor which can then process the data objects. The communication network layer includes a memory and a communication network for linking the first processor and the second processors with said memory. The communication support layer is arranged between the computation layer and the communication network layer and comprises one communication means for each second processor in the computation layer. The communication means of each of the second processors controls the communication between the said second processor and the memory via the communication network in the communication network layer.
PCT/IB2002/005168 2001-12-14 2002-12-05 Data processing system having multiple processors WO2003052586A2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
EP02779850A EP1459177A2 (en) 2001-12-14 2002-12-05 Data processing system having multiple processors
JP2003553407A JP2005513610A (en) 2001-12-14 2002-12-05 Data processing system having a plurality of processors and communication means in a data processing system having a plurality of processors
KR1020047009071A KR100960413B1 (en) 2001-12-14 2002-12-05 Data processing system having multiple processors and a communication means in a data processing system having multiple processors
US10/498,596 US7653736B2 (en) 2001-12-14 2002-12-05 Data processing system having multiple processors and a communications means in a data processing system
AU2002343180A AU2002343180A1 (en) 2001-12-14 2002-12-05 Data processing system having multiple processors

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP01204883 2001-12-14
EP01204883.1 2001-12-14

Publications (2)

Publication Number Publication Date
WO2003052586A2 WO2003052586A2 (en) 2003-06-26
WO2003052586A3 true WO2003052586A3 (en) 2004-06-03

Family

ID=8181430

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2002/005168 WO2003052586A2 (en) 2001-12-14 2002-12-05 Data processing system having multiple processors

Country Status (7)

Country Link
US (1) US7653736B2 (en)
EP (1) EP1459177A2 (en)
JP (1) JP2005513610A (en)
KR (1) KR100960413B1 (en)
CN (1) CN1295609C (en)
AU (1) AU2002343180A1 (en)
WO (1) WO2003052586A2 (en)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7492714B1 (en) * 2003-02-04 2009-02-17 Pmc-Sierra, Inc. Method and apparatus for packet grooming and aggregation
US8130841B2 (en) * 2005-12-29 2012-03-06 Harris Corporation Method and apparatus for compression of a video signal
US20070283131A1 (en) * 2006-01-30 2007-12-06 Ati Technologies Inc. Processing of high priority data elements in systems comprising a host processor and a co-processor
US20090125706A1 (en) * 2007-11-08 2009-05-14 Hoover Russell D Software Pipelining on a Network on Chip
US8261025B2 (en) 2007-11-12 2012-09-04 International Business Machines Corporation Software pipelining on a network on chip
US7873701B2 (en) * 2007-11-27 2011-01-18 International Business Machines Corporation Network on chip with partitions
US8423715B2 (en) 2008-05-01 2013-04-16 International Business Machines Corporation Memory management among levels of cache in a memory hierarchy
JP2009278507A (en) * 2008-05-16 2009-11-26 Nec Electronics Corp Host device and scheduling method
US8438578B2 (en) 2008-06-09 2013-05-07 International Business Machines Corporation Network on chip with an I/O accelerator
US9170816B2 (en) * 2009-01-15 2015-10-27 Altair Semiconductor Ltd. Enhancing processing efficiency in large instruction width processors
US9645866B2 (en) 2010-09-20 2017-05-09 Qualcomm Incorporated Inter-processor communication techniques in a multiple-processor computing platform
US8813018B1 (en) * 2012-10-05 2014-08-19 Altera Corporation Method and apparatus for automatically configuring memory size
US9329671B2 (en) * 2013-01-29 2016-05-03 Nvidia Corporation Power-efficient inter processor communication scheduling
JP6369286B2 (en) 2014-10-23 2018-08-08 富士通株式会社 Inter-process communication program, release request method, and parallel computing device
US11397677B2 (en) 2020-04-30 2022-07-26 Hewlett Packard Enterprise Development Lp System and method for tracking persistent flushes
CN112015692A (en) * 2020-07-21 2020-12-01 华东理工大学 Simulink-oriented inter-core communication optimization method for automatically generating multi-thread codes

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0694847A2 (en) * 1994-07-29 1996-01-31 International Business Machines Corporation Data streaming in a computer system
EP0806730A2 (en) * 1996-05-06 1997-11-12 Sun Microsystems, Inc. Real time dispatcher

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60136442A (en) * 1983-12-26 1985-07-19 Hitachi Ltd Transmission system of packet switching data
JPH0766366B2 (en) * 1984-12-26 1995-07-19 株式会社日立製作所 Parallel processing computer
US4816993A (en) * 1984-12-24 1989-03-28 Hitachi, Ltd. Parallel processing computer including interconnected operation units
US4922408A (en) * 1985-09-27 1990-05-01 Schlumberger Technology Corporation Apparatus for multi-processor communications
US5113522A (en) * 1989-05-17 1992-05-12 International Business Machines Corporation Data processing system with system resource management for itself and for an associated alien processor
EP0543512B1 (en) * 1991-11-19 1999-10-06 International Business Machines Corporation Multiprocessor system
US5408629A (en) * 1992-08-13 1995-04-18 Unisys Corporation Apparatus and method for controlling exclusive access to portions of addressable memory in a multiprocessor system
US6304891B1 (en) * 1992-09-30 2001-10-16 Apple Computer, Inc. Execution control for processor tasks
US5548728A (en) * 1994-11-04 1996-08-20 Canon Information Systems, Inc. System for reducing bus contention using counter of outstanding acknowledgement in sending processor and issuing of acknowledgement signal by receiving processor to indicate available space in shared memory
US5790881A (en) * 1995-02-07 1998-08-04 Sigma Designs, Inc. Computer system including coprocessor devices simulating memory interfaces
JPH08241186A (en) * 1995-03-07 1996-09-17 Fujitsu Ltd Unit and method for buffer memory management
EP0789882B1 (en) * 1995-07-21 2000-10-04 Koninklijke Philips Electronics N.V. Multi-media processor architecture with high performance-density
WO1998018247A1 (en) * 1996-10-23 1998-04-30 Infoglobal, S.L. Method and system for integration of several physical media for data communications
FR2767939B1 (en) * 1997-09-04 2001-11-02 Bull Sa MEMORY ALLOCATION METHOD IN A MULTIPROCESSOR INFORMATION PROCESSING SYSTEM
JP3481136B2 (en) * 1998-05-29 2003-12-22 シャープ株式会社 Character font generation method and apparatus therefor, and computer-readable recording medium recording character font generation program
US6438678B1 (en) * 1998-06-15 2002-08-20 Cisco Technology, Inc. Apparatus and method for operating on data in a data communications system
JP3397144B2 (en) * 1998-09-29 2003-04-14 日本電気株式会社 Packet processing device, packet processing method, and packet switch
EP1061439A1 (en) * 1999-06-15 2000-12-20 Hewlett-Packard Company Memory and instructions in computer architecture containing processor and coprocessor
IL130796A (en) * 1999-07-05 2003-07-06 Brightcom Technologies Ltd Packet processor
EP1067461B1 (en) * 1999-07-08 2013-04-24 Texas Instruments France Unified memory management system for multi process heterogeneous architecture
US7046686B1 (en) * 1999-08-17 2006-05-16 Mindspeed Technologies, Inc. Integrated circuit that processes communication packets with a buffer management engine having a pointer cache
US6484224B1 (en) * 1999-11-29 2002-11-19 Cisco Technology Inc. Multi-interface symmetric multiprocessor
US20030236861A1 (en) * 2000-03-03 2003-12-25 Johnson Scott C. Network content delivery system with peer to peer processing components
US6854053B2 (en) * 2000-10-25 2005-02-08 Signet Scientific Company Method for identifying and communicating with a plurality of slaves in a master-slave system
US20020161887A1 (en) * 2001-04-27 2002-10-31 Foster Michael S. Method and system for performing security via de-registration in a communications network
WO2003034657A2 (en) * 2001-10-12 2003-04-24 Koninklijke Philips Electronics N.V. Scheme for dynamic process network reconfiguration
US7299487B1 (en) * 2001-12-04 2007-11-20 Unisys Corporation Control program, for a co-processor in a video-on-demand system, which uses transmission control lists to send video data packets with respective subgroups of internet protocol headers
US6938132B1 (en) * 2002-04-04 2005-08-30 Applied Micro Circuits Corporation Memory co-processor for a multi-tasking system
US7801555B2 (en) * 2005-07-22 2010-09-21 Qualcomm Incorporated User operation of a wireless device capable of communicating with multiple networks
US9137179B2 (en) * 2006-07-26 2015-09-15 Hewlett-Packard Development Company, L.P. Memory-mapped buffers for network interface controllers

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0694847A2 (en) * 1994-07-29 1996-01-31 International Business Machines Corporation Data streaming in a computer system
EP0806730A2 (en) * 1996-05-06 1997-11-12 Sun Microsystems, Inc. Real time dispatcher

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
GANGWAL O P ET AL: "A scalable and flexible data synchronization scheme for embedded HW-SW shared-memory systems", 14TH. INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS. ISSS. MONTREAL, CANADA, SEPT. 30 - OCT. 3, 2001, INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS. ISSS, NEW YORK, NY : ACM, US, 30 September 2001 (2001-09-30), pages 1 - 6, XP010563551, ISBN: 1-58113-418-5 *
VERCAUTEREN S ET AL: "Constructing application-specific heterogeneous embedded architectures from custom HW/SW applications", 1996, NEW YORK, NY, USA, ACM, USA, 3 June 1996 (1996-06-03), pages 521 - 526, XP002272760, ISBN: 0-89791-779-0, Retrieved from the Internet <URL:http://delivery.acm.org/10.1145/250000/240617/p521-vercauteren.pdf?key1=240617&key2=0832058701&coll=portal&dl=ACM&CFID=2181828&CFTOKEN=68827537> [retrieved on 20040302] *

Also Published As

Publication number Publication date
US20050021807A1 (en) 2005-01-27
AU2002343180A1 (en) 2003-06-30
WO2003052586A2 (en) 2003-06-26
EP1459177A2 (en) 2004-09-22
CN1605064A (en) 2005-04-06
US7653736B2 (en) 2010-01-26
AU2002343180A8 (en) 2003-06-30
JP2005513610A (en) 2005-05-12
CN1295609C (en) 2007-01-17
KR20040065258A (en) 2004-07-21
KR100960413B1 (en) 2010-05-28

Similar Documents

Publication Publication Date Title
WO2003052586A3 (en) Data processing system having multiple processors
WO2003052597A3 (en) Data processing system having multiple processors and task scheduler and corresponding method therefore
WO2003038645A3 (en) A scalable processing architecture
WO2004044762A3 (en) Transaction processing using multiple protocol engines in systems having multiple muti-processor clusters
WO2002079990A3 (en) Apparatus and methods for fault-tolerant computing using a switching fabric
CA2367977A1 (en) Distributed digital rule processor for single system image on a clustered network and method
WO2004088462A3 (en) Hardware assisted firmware task scheduling and management
EP0801354A3 (en) Location/motion sensitive computer connection
WO2003039382A3 (en) System for processing tissue
EP0868059A3 (en) Stream data transfer control method and system
MXPA03005214A (en) System, method, and computer program product for configuring computing systems.
CA2143672A1 (en) System and method for distributed computation based upon movement, execution and interaction of processes in a network
EP1566738A3 (en) High performance computing system and method
WO2005107410A8 (en) Service-oriented architecture for process control systems
AU2729000A (en) Database system
EP1235164A3 (en) Method and apparatus for scalable interconnect solution
WO1999038086A3 (en) Bus bridge architecture for a data processing system
WO2006083045A3 (en) Method and apparatus for particle manipulation using graphics processing
EP1315055A3 (en) System and method for function block execution order generation
WO2004071050A8 (en) System architecture for load balancing in distributed multi-user application
EP0782083A3 (en) Data processing system
WO2003052578A3 (en) Method, device system and computer program for saving and retrieving print data in a network
CA2396001A1 (en) Method for carrying out votes, referendums and polls and system for the implementation thereof
WO2006055282A3 (en) Efficient multiprocessor system and methods thereof
WO2004095302A3 (en) Computing system fabric and routing configuration and description

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2002779850

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 10498596

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 2003553407

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 1020047009071

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2002824916X

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 2002779850

Country of ref document: EP