WO2003058682A3 - A METHOD FOR FORMING A POWER SEMICONDUCTOR AS IN FIGURE 5 HAVING A SUBSTRATE (2), A VOLTAGE SUSTAINING EPITAXIAL LAYER (1) WITH AT LEAST A TRENCH (52), A DOPED REGION (5a) ADJACENT AND SURROUNDING THE TRENCH. - Google Patents

A METHOD FOR FORMING A POWER SEMICONDUCTOR AS IN FIGURE 5 HAVING A SUBSTRATE (2), A VOLTAGE SUSTAINING EPITAXIAL LAYER (1) WITH AT LEAST A TRENCH (52), A DOPED REGION (5a) ADJACENT AND SURROUNDING THE TRENCH. Download PDF

Info

Publication number
WO2003058682A3
WO2003058682A3 PCT/US2002/041797 US0241797W WO03058682A3 WO 2003058682 A3 WO2003058682 A3 WO 2003058682A3 US 0241797 W US0241797 W US 0241797W WO 03058682 A3 WO03058682 A3 WO 03058682A3
Authority
WO
WIPO (PCT)
Prior art keywords
trench
dopant
substrate
epitaxial layer
forming
Prior art date
Application number
PCT/US2002/041797
Other languages
French (fr)
Other versions
WO2003058682A2 (en
Inventor
Richard A Blanchard
Fwu-Iuan Hshieh
Original Assignee
Gen Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gen Semiconductor Inc filed Critical Gen Semiconductor Inc
Priority to EP02806284A priority Critical patent/EP1468453A4/en
Priority to JP2003558901A priority patent/JP2005514785A/en
Priority to AU2002367408A priority patent/AU2002367408A1/en
Priority to KR10-2004-7010418A priority patent/KR20040066202A/en
Publication of WO2003058682A2 publication Critical patent/WO2003058682A2/en
Publication of WO2003058682A3 publication Critical patent/WO2003058682A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/063—Reduced surface field [RESURF] pn-junction structures
    • H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/223—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a gaseous phase
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1004—Base region of bipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395—Vertical transistors, e.g. vertical IGBT

Abstract

A method is provided for forming a power semiconductor device. The method begins by providing a substrate of a first conductivity type and then forming a voltage sustaining region on the substrate. The voltage sustaining region is formed by depositing an epitaxial layer of a first conductivity type on the substrate and forming at least one trench in the epitaxial layer. At least one doped column having a dopant of a second conductivity type is located in the epitaxial layer, adjacent a sidewall of the trench. The trench is etched using an etchant gas that also serves as a dopant source for the formation of the doped column. For example, if a p-type dopant such as boron is desired, BC13 may be used as the etchant gas. Alternatively, if an n-type dopant such as phosphorus is required, PH3 may be used as the etchant gas. The dopant present in the gas is incorporated into the silicon defining the surfaces of the trench. This dopant is subsequently diffused to form the doped column surrounding the trench. The trench is filled with an insulating material such as silicon dioxide, silicon nitride, polysilicon, or a combination of such materials. The step of filling the trench may be performed before or after the dopant is diffused to form the doped column. Finally, at least one region of the second conductivity type is formed over the voltage sustaining region to define a junction therebetween.
PCT/US2002/041797 2001-12-31 2002-12-30 A METHOD FOR FORMING A POWER SEMICONDUCTOR AS IN FIGURE 5 HAVING A SUBSTRATE (2), A VOLTAGE SUSTAINING EPITAXIAL LAYER (1) WITH AT LEAST A TRENCH (52), A DOPED REGION (5a) ADJACENT AND SURROUNDING THE TRENCH. WO2003058682A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP02806284A EP1468453A4 (en) 2001-12-31 2002-12-30 High voltage power mosfet having a voltage sustaining region that includes doped columns formed by trench etching using an etchant gas that is also a doping source
JP2003558901A JP2005514785A (en) 2001-12-31 2002-12-30 High voltage power MOSFET having a voltage sustaining region including a doped column formed by etching a trench using an etchant gas that is also a doping source
AU2002367408A AU2002367408A1 (en) 2001-12-31 2002-12-30 A method for forming a power semiconductor as in figure 5 having a substrate (2), a voltage sustaining epitaxial layer (1) with at least a trench (52), a doped region (5a) adjacent and surrounding the trench.
KR10-2004-7010418A KR20040066202A (en) 2001-12-31 2002-12-30 High voltage power mosfet having a voltage sustaining region that includes doped columns formed by trench etching using an etchant gas that is also a doping source

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/039,284 2001-12-31
US10/039,284 US6750104B2 (en) 2001-12-31 2001-12-31 High voltage power MOSFET having a voltage sustaining region that includes doped columns formed by trench etching using an etchant gas that is also a doping source

Publications (2)

Publication Number Publication Date
WO2003058682A2 WO2003058682A2 (en) 2003-07-17
WO2003058682A3 true WO2003058682A3 (en) 2003-12-18

Family

ID=21904649

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/041797 WO2003058682A2 (en) 2001-12-31 2002-12-30 A METHOD FOR FORMING A POWER SEMICONDUCTOR AS IN FIGURE 5 HAVING A SUBSTRATE (2), A VOLTAGE SUSTAINING EPITAXIAL LAYER (1) WITH AT LEAST A TRENCH (52), A DOPED REGION (5a) ADJACENT AND SURROUNDING THE TRENCH.

Country Status (8)

Country Link
US (2) US6750104B2 (en)
EP (1) EP1468453A4 (en)
JP (1) JP2005514785A (en)
KR (1) KR20040066202A (en)
CN (1) CN100409452C (en)
AU (1) AU2002367408A1 (en)
TW (1) TWI284925B (en)
WO (1) WO2003058682A2 (en)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6750104B2 (en) * 2001-12-31 2004-06-15 General Semiconductor, Inc. High voltage power MOSFET having a voltage sustaining region that includes doped columns formed by trench etching using an etchant gas that is also a doping source
US6576516B1 (en) * 2001-12-31 2003-06-10 General Semiconductor, Inc. High voltage power MOSFET having a voltage sustaining region that includes doped columns formed by trench etching and diffusion from regions of oppositely doped polysilicon
US6656797B2 (en) 2001-12-31 2003-12-02 General Semiconductor, Inc. High voltage power MOSFET having a voltage sustaining region that includes doped columns formed by trench etching and ion implantation
US20030151092A1 (en) * 2002-02-11 2003-08-14 Feng-Tso Chien Power mosfet device with reduced snap-back and being capable of increasing avalanche-breakdown current endurance, and method of manafacturing the same
US6686244B2 (en) * 2002-03-21 2004-02-03 General Semiconductor, Inc. Power semiconductor device having a voltage sustaining region that includes doped columns formed with a single ion implantation step
US7087472B2 (en) * 2003-07-18 2006-08-08 Semiconductor Components Industries, L.L.C. Method of making a vertical compound semiconductor field effect transistor device
US7482220B2 (en) * 2005-02-15 2009-01-27 Semiconductor Components Industries, L.L.C. Semiconductor device having deep trench charge compensation regions and method
US20060255401A1 (en) * 2005-05-11 2006-11-16 Yang Robert K Increasing breakdown voltage in semiconductor devices with vertical series capacitive structures
US20070012983A1 (en) * 2005-07-15 2007-01-18 Yang Robert K Terminations for semiconductor devices with floating vertical series capacitive structures
US7554137B2 (en) * 2005-10-25 2009-06-30 Infineon Technologies Austria Ag Power semiconductor component with charge compensation structure and method for the fabrication thereof
DE102006002065B4 (en) * 2006-01-16 2007-11-29 Infineon Technologies Austria Ag Compensation component with reduced and adjustable on-resistance
US20090166722A1 (en) * 2007-12-28 2009-07-02 Alpha & Omega Semiconductor, Ltd: High voltage structures and methods for vertical power devices with improved manufacturability
US7943463B2 (en) * 2009-04-02 2011-05-17 Micron Technology, Inc. Methods of semiconductor processing involving forming doped polysilicon on undoped polysilicon
CN101958283B (en) * 2009-07-09 2014-07-09 上海华虹宏力半导体制造有限公司 Method and structure for obtaining structure containing alternately arranged P-type and N-type semiconductor thin layers
US20110068397A1 (en) * 2009-09-24 2011-03-24 Disney Donald R Power devices and associated methods of manufacturing
US8525260B2 (en) * 2010-03-19 2013-09-03 Monolithic Power Systems, Inc. Super junction device with deep trench and implant
US8803205B2 (en) * 2011-05-31 2014-08-12 Infineon Technologies Austria Ag Transistor with controllable compensation regions
US8698229B2 (en) * 2011-05-31 2014-04-15 Infineon Technologies Austria Ag Transistor with controllable compensation regions
KR102031174B1 (en) 2012-11-16 2019-10-11 삼성전자주식회사 Semiconductor device and method of manufacturing the same and apparatus for processing a substrate
TW201440145A (en) * 2013-04-09 2014-10-16 Anpec Electronics Corp Method for fabricating semiconductor power device
US9887283B2 (en) * 2013-05-10 2018-02-06 Alpha And Omega Semiconductor Incorporated Process method and structure for high voltage MOSFETs
US9112022B2 (en) 2013-07-31 2015-08-18 Infineon Technologies Austria Ag Super junction structure having a thickness of first and second semiconductor regions which gradually changes from a transistor area into a termination area
US20150035002A1 (en) * 2013-07-31 2015-02-05 Infineon Technologies Austria Ag Super Junction Semiconductor Device and Manufacturing Method
CN104716044B (en) * 2014-12-19 2018-09-18 成都士兰半导体制造有限公司 Semiconductor devices and forming method thereof
CN104779295B (en) * 2015-04-24 2018-11-06 无锡同方微电子有限公司 Half super node MOSFET structure of one kind and preparation method thereof
TWI632622B (en) * 2017-10-26 2018-08-11 立錡科技股份有限公司 High voltage metal oxide semiconductor device and manufacturing method thereof
US11569345B2 (en) * 2020-11-23 2023-01-31 Alpha And Omega Semiconductor (Cayman) Ltd. Gas dopant doped deep trench super junction high voltage MOSFET
CN113394298B (en) * 2021-06-23 2023-06-16 电子科技大学 LDMOS device with ultralow specific on-resistance and manufacturing method thereof

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5912497A (en) * 1997-08-06 1999-06-15 North Carolina State University Semiconductor switching devices having buried gate electrodes and methods of forming same

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4140558A (en) 1978-03-02 1979-02-20 Bell Telephone Laboratories, Incorporated Isolation of integrated circuits utilizing selective etching and diffusion
US4419150A (en) 1980-12-29 1983-12-06 Rockwell International Corporation Method of forming lateral bipolar transistors
JPS60167442A (en) * 1984-02-10 1985-08-30 Mitsubishi Electric Corp Manufacture of semiconductor device
US4569701A (en) 1984-04-05 1986-02-11 At&T Bell Laboratories Technique for doping from a polysilicon transfer layer
US4711017A (en) 1986-03-03 1987-12-08 Trw Inc. Formation of buried diffusion devices
US4735633A (en) * 1987-06-23 1988-04-05 Chiu Kin Chung R Method and system for vapor extraction from gases
US4893160A (en) 1987-11-13 1990-01-09 Siliconix Incorporated Method for increasing the performance of trenched devices and the resulting structure
JP2733271B2 (en) 1988-12-23 1998-03-30 シャープ株式会社 Method for manufacturing semiconductor device
CN1019720B (en) 1991-03-19 1992-12-30 电子科技大学 Power semiconductor device
JP3374878B2 (en) * 1994-09-02 2003-02-10 三菱電機株式会社 Semiconductor etching method
TW295701B (en) * 1995-05-22 1997-01-11 Zh Handotai Kenkyu Shinkokai
JP3850054B2 (en) * 1995-07-19 2006-11-29 三菱電機株式会社 Semiconductor device
US5759921A (en) * 1995-09-21 1998-06-02 Lsi Logic Corporation Integrated circuit device fabrication by plasma etching
AUPN736195A0 (en) * 1995-12-29 1996-01-25 Pacific Solar Pty Limited Improved laser grooving method
EP0973203A3 (en) * 1998-07-17 2001-02-14 Infineon Technologies AG Semiconductor layer with lateral variable doping and its method of fabrication
DE19843959B4 (en) 1998-09-24 2004-02-12 Infineon Technologies Ag Method for producing a semiconductor component with a blocking pn junction
JP2000349085A (en) * 1999-06-01 2000-12-15 Nec Corp Semiconductor device and its manufacture
JP2001345444A (en) * 1999-10-25 2001-12-14 Seiko Instruments Inc Semiconductor device and its manufacturing method
US6376878B1 (en) * 2000-02-11 2002-04-23 Fairchild Semiconductor Corporation MOS-gated devices with alternating zones of conductivity
JP2001237248A (en) * 2000-02-21 2001-08-31 Mitsubishi Heavy Ind Ltd Semiconductor device and its manufacturing method
JP4371521B2 (en) 2000-03-06 2009-11-25 株式会社東芝 Power semiconductor device and manufacturing method thereof
GB0010041D0 (en) 2000-04-26 2000-06-14 Koninkl Philips Electronics Nv Trench semiconductor device manufacture
US6479352B2 (en) * 2000-06-02 2002-11-12 General Semiconductor, Inc. Method of fabricating high voltage power MOSFET having low on-resistance
US6627949B2 (en) * 2000-06-02 2003-09-30 General Semiconductor, Inc. High voltage power MOSFET having low on-resistance
US6608350B2 (en) * 2000-12-07 2003-08-19 International Rectifier Corporation High voltage vertical conduction superjunction semiconductor device
US6465304B1 (en) * 2001-10-04 2002-10-15 General Semiconductor, Inc. Method for fabricating a power semiconductor device having a floating island voltage sustaining layer
US6656797B2 (en) * 2001-12-31 2003-12-02 General Semiconductor, Inc. High voltage power MOSFET having a voltage sustaining region that includes doped columns formed by trench etching and ion implantation
US6566201B1 (en) * 2001-12-31 2003-05-20 General Semiconductor, Inc. Method for fabricating a high voltage power MOSFET having a voltage sustaining region that includes doped columns formed by rapid diffusion
US6576516B1 (en) * 2001-12-31 2003-06-10 General Semiconductor, Inc. High voltage power MOSFET having a voltage sustaining region that includes doped columns formed by trench etching and diffusion from regions of oppositely doped polysilicon
US6750104B2 (en) * 2001-12-31 2004-06-15 General Semiconductor, Inc. High voltage power MOSFET having a voltage sustaining region that includes doped columns formed by trench etching using an etchant gas that is also a doping source

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5912497A (en) * 1997-08-06 1999-06-15 North Carolina State University Semiconductor switching devices having buried gate electrodes and methods of forming same

Also Published As

Publication number Publication date
TWI284925B (en) 2007-08-01
US6750104B2 (en) 2004-06-15
TW200304170A (en) 2003-09-16
AU2002367408A1 (en) 2003-07-24
JP2005514785A (en) 2005-05-19
EP1468453A4 (en) 2008-12-10
US7019360B2 (en) 2006-03-28
KR20040066202A (en) 2004-07-23
CN100409452C (en) 2008-08-06
US20040164348A1 (en) 2004-08-26
WO2003058682A2 (en) 2003-07-17
US20030122189A1 (en) 2003-07-03
EP1468453A2 (en) 2004-10-20
AU2002367408A8 (en) 2003-07-24
CN1610975A (en) 2005-04-27

Similar Documents

Publication Publication Date Title
WO2003058682A3 (en) A METHOD FOR FORMING A POWER SEMICONDUCTOR AS IN FIGURE 5 HAVING A SUBSTRATE (2), A VOLTAGE SUSTAINING EPITAXIAL LAYER (1) WITH AT LEAST A TRENCH (52), A DOPED REGION (5a) ADJACENT AND SURROUNDING THE TRENCH.
US6060746A (en) Power transistor having vertical FETs and method for making same
WO2003058683A3 (en) Method for fabricating a high voltage power mosfet having a voltage sustaining region that includes doped columns formed by rapid diffusion
WO2005060676A3 (en) A method for manufacturing a superjunction device with wide mesas
CN101567314B (en) Technique for controlling trench profile in semiconductor structures
TW200725743A (en) Semiconductor device having a trench gate the fabricating method of the same
US20010049167A1 (en) Method of manufacturing a trench mosfet using selective growth epitaxy
CN105702727B (en) Metal oxide semiconductor device and forming method thereof
WO2004017373A3 (en) Complementary analog bipolar transistors with trench-constrained isolation diffusion
WO2003030244A8 (en) Method for fabricating a power semiconductor device having a floating island voltage sustaining layer
EP1026749A4 (en) Semiconductor device and method for fabricating the same
JP2001102582A (en) Mos transistor and manufacturing method therefor
CN103227197A (en) Field effect transistor and a method of forming the transistor
TW200739693A (en) Method of manufacturing a semiconductor device having a buried doped region
US5856700A (en) Semiconductor device with doped semiconductor and dielectric trench sidewall layers
KR980006361A (en) Semiconductor device having device isolation structure for prevention of narrow width effect by channel stop ion implantation and manufacturing method thereof
WO2003071585A3 (en) High voltage power mosfet having low on-resistance
US6472301B1 (en) Method and structure for shallow trench isolation
CN100435353C (en) MOS transistor and its producing method
US6818534B2 (en) DRAM having improved leakage performance and method for making same
CN103325826A (en) Semiconductor structure and manufacturing method thereof
CN1328795C (en) Source/drain sink type ultrathin SOIMOS transistor and method for preparing IC
CN103377945B (en) The formation method of MOS transistor
CN106298526A (en) The manufacture method of silicon field-effect transistor device on quasi-insulator
US5716868A (en) Fabrication method of semiconductor device with trench isolation structure

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2003558901

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 20028265432

Country of ref document: CN

Ref document number: 1020047010418

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2002806284

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2002806284

Country of ref document: EP