WO2003058683A3 - Method for fabricating a high voltage power mosfet having a voltage sustaining region that includes doped columns formed by rapid diffusion - Google Patents
Method for fabricating a high voltage power mosfet having a voltage sustaining region that includes doped columns formed by rapid diffusion Download PDFInfo
- Publication number
- WO2003058683A3 WO2003058683A3 PCT/US2002/041808 US0241808W WO03058683A3 WO 2003058683 A3 WO2003058683 A3 WO 2003058683A3 US 0241808 W US0241808 W US 0241808W WO 03058683 A3 WO03058683 A3 WO 03058683A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- fabricating
- region
- power mosfet
- rapid diffusion
- sustaining region
- Prior art date
Links
- 238000009792 diffusion process Methods 0.000 title abstract 2
- 238000000034 method Methods 0.000 title 1
- 238000004519 manufacturing process Methods 0.000 abstract 1
- 239000004065 semiconductor Substances 0.000 abstract 1
- 239000000758 substrate Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/063—Reduced surface field [RESURF] pn-junction structures
- H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1004—Base region of bipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
Abstract
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP02792552A EP1468439B1 (en) | 2001-12-31 | 2002-12-30 | Method of forming a high voltage semiconductor device having a voltage sustaining region |
JP2003558902A JP4833517B2 (en) | 2001-12-31 | 2002-12-30 | Method of manufacturing a high voltage power MOSFET having a voltage sustaining region including a doped column formed by rapid diffusion |
DE60234715T DE60234715D1 (en) | 2001-12-31 | 2002-12-30 | LADDER ASSEMBLY WITH A VOLTAGE MAINTENANCE RANGE |
AU2002358312A AU2002358312A1 (en) | 2001-12-31 | 2002-12-30 | Method for fabricating a high voltage power mosfet having a voltage sustaining region that includes doped columns formed by rapid diffusion |
KR1020047010419A KR100912995B1 (en) | 2001-12-31 | 2002-12-30 | Method for fabricating a high voltage power mosfet having a voltage sustaining region that includes doped columns formed by rapid diffusion |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/039,068 | 2001-12-31 | ||
US10/039,068 US6566201B1 (en) | 2001-12-31 | 2001-12-31 | Method for fabricating a high voltage power MOSFET having a voltage sustaining region that includes doped columns formed by rapid diffusion |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2003058683A2 WO2003058683A2 (en) | 2003-07-17 |
WO2003058683A3 true WO2003058683A3 (en) | 2003-11-13 |
Family
ID=21903494
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2002/041808 WO2003058683A2 (en) | 2001-12-31 | 2002-12-30 | Method for fabricating a high voltage power mosfet having a voltage sustaining region that includes doped columns formed by rapid diffusion |
Country Status (9)
Country | Link |
---|---|
US (2) | US6566201B1 (en) |
EP (1) | EP1468439B1 (en) |
JP (1) | JP4833517B2 (en) |
KR (1) | KR100912995B1 (en) |
CN (1) | CN100342505C (en) |
AU (1) | AU2002358312A1 (en) |
DE (1) | DE60234715D1 (en) |
TW (1) | TWI272679B (en) |
WO (1) | WO2003058683A2 (en) |
Families Citing this family (55)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6656797B2 (en) * | 2001-12-31 | 2003-12-02 | General Semiconductor, Inc. | High voltage power MOSFET having a voltage sustaining region that includes doped columns formed by trench etching and ion implantation |
US6576516B1 (en) * | 2001-12-31 | 2003-06-10 | General Semiconductor, Inc. | High voltage power MOSFET having a voltage sustaining region that includes doped columns formed by trench etching and diffusion from regions of oppositely doped polysilicon |
US6750104B2 (en) * | 2001-12-31 | 2004-06-15 | General Semiconductor, Inc. | High voltage power MOSFET having a voltage sustaining region that includes doped columns formed by trench etching using an etchant gas that is also a doping source |
US6566201B1 (en) * | 2001-12-31 | 2003-05-20 | General Semiconductor, Inc. | Method for fabricating a high voltage power MOSFET having a voltage sustaining region that includes doped columns formed by rapid diffusion |
US6686244B2 (en) * | 2002-03-21 | 2004-02-03 | General Semiconductor, Inc. | Power semiconductor device having a voltage sustaining region that includes doped columns formed with a single ion implantation step |
US6777722B1 (en) * | 2002-07-02 | 2004-08-17 | Lovoltech, Inc. | Method and structure for double dose gate in a JFET |
JP3855082B2 (en) * | 2002-10-07 | 2006-12-06 | 国立大学法人東京農工大学 | Method for producing polycrystalline silicon, polycrystalline silicon, and solar cell |
US7015104B1 (en) | 2003-05-29 | 2006-03-21 | Third Dimension Semiconductor, Inc. | Technique for forming the deep doped columns in superjunction |
DE10340131B4 (en) * | 2003-08-28 | 2005-12-01 | Infineon Technologies Ag | Semiconductor power device with charge compensation structure and monolithic integrated circuit, and method for its production |
CN100389484C (en) * | 2004-12-30 | 2008-05-21 | 鸿富锦精密工业(深圳)有限公司 | System and method for picking up parameters of MOS field effect tube |
US7285822B2 (en) * | 2005-02-11 | 2007-10-23 | Alpha & Omega Semiconductor, Inc. | Power MOS device |
US8362547B2 (en) | 2005-02-11 | 2013-01-29 | Alpha & Omega Semiconductor Limited | MOS device with Schottky barrier controlling layer |
US7671439B2 (en) * | 2005-02-11 | 2010-03-02 | Alpha & Omega Semiconductor, Ltd. | Junction barrier Schottky (JBS) with floating islands |
EP1872396A4 (en) * | 2005-04-22 | 2009-09-23 | Icemos Technology Corp | Superjunction device having oxide lined trenches and method for manufacturing a superjunction device having oxide lined trenches |
US20070012983A1 (en) * | 2005-07-15 | 2007-01-18 | Yang Robert K | Terminations for semiconductor devices with floating vertical series capacitive structures |
US7446018B2 (en) | 2005-08-22 | 2008-11-04 | Icemos Technology Corporation | Bonded-wafer superjunction semiconductor device |
CN1932823A (en) * | 2005-09-15 | 2007-03-21 | 鸿富锦精密工业(深圳)有限公司 | Metal-oxide-semiconductor field effect transistor parameter extracting system and method |
KR101289072B1 (en) * | 2005-10-24 | 2013-07-22 | 페어차일드코리아반도체 주식회사 | Charge balance insulated gate bipolar transistor |
US7554137B2 (en) * | 2005-10-25 | 2009-06-30 | Infineon Technologies Austria Ag | Power semiconductor component with charge compensation structure and method for the fabrication thereof |
US8580651B2 (en) * | 2007-04-23 | 2013-11-12 | Icemos Technology Ltd. | Methods for manufacturing a trench type semiconductor device having a thermally sensitive refill material |
US7723172B2 (en) | 2007-04-23 | 2010-05-25 | Icemos Technology Ltd. | Methods for manufacturing a trench type semiconductor device having a thermally sensitive refill material |
US8740937B2 (en) * | 2007-05-31 | 2014-06-03 | Cook Medical Technologies Llc | Suture lock |
US8012806B2 (en) | 2007-09-28 | 2011-09-06 | Icemos Technology Ltd. | Multi-directional trenching of a die in manufacturing superjunction devices |
US20090166722A1 (en) * | 2007-12-28 | 2009-07-02 | Alpha & Omega Semiconductor, Ltd: | High voltage structures and methods for vertical power devices with improved manufacturability |
US8159039B2 (en) | 2008-01-11 | 2012-04-17 | Icemos Technology Ltd. | Superjunction device having a dielectric termination and methods for manufacturing the device |
US7846821B2 (en) * | 2008-02-13 | 2010-12-07 | Icemos Technology Ltd. | Multi-angle rotation for ion implantation of trenches in superjunction devices |
US7795045B2 (en) * | 2008-02-13 | 2010-09-14 | Icemos Technology Ltd. | Trench depth monitor for semiconductor manufacturing |
US8030133B2 (en) | 2008-03-28 | 2011-10-04 | Icemos Technology Ltd. | Method of fabricating a bonded wafer substrate for use in MEMS structures |
US8101997B2 (en) | 2008-04-29 | 2012-01-24 | Infineon Technologies Austria Ag | Semiconductor device with a charge carrier compensation structure in a semiconductor body and method for its production |
US8884359B2 (en) * | 2009-03-26 | 2014-11-11 | Stmicroelectronics S.R.L. | Field-effect transistor with self-limited current |
US20110068397A1 (en) * | 2009-09-24 | 2011-03-24 | Disney Donald R | Power devices and associated methods of manufacturing |
KR102100165B1 (en) * | 2011-04-27 | 2020-04-13 | 페어차일드 세미컨덕터 코포레이션 | Superjunction structures for power devices and methods of manufacture |
KR101904991B1 (en) | 2011-05-25 | 2018-10-08 | 페어차일드코리아반도체 주식회사 | Semiconductor device with super junction and method of manufacturing the same |
US8633095B2 (en) * | 2011-06-30 | 2014-01-21 | Infineon Technologies Austria Ag | Semiconductor device with voltage compensation structure |
US8946814B2 (en) | 2012-04-05 | 2015-02-03 | Icemos Technology Ltd. | Superjunction devices having narrow surface layout of terminal structures, buried contact regions and trench gates |
US8742550B2 (en) * | 2012-07-05 | 2014-06-03 | Infineon Technologies Austria Ag | Charge compensation semiconductor device |
KR101367491B1 (en) * | 2012-08-08 | 2014-02-26 | 고려대학교 산학협력단 | Method for manufacturing semiconductor device having a single floating island and semiconductor device manufactured thereby |
TWI473267B (en) | 2012-11-06 | 2015-02-11 | Ind Tech Res Inst | Mosfet device |
TWI458097B (en) * | 2012-12-12 | 2014-10-21 | Beyond Innovation Tech Co Ltd | Trench gate mosfet and method of forming the same |
US10249721B2 (en) | 2013-04-04 | 2019-04-02 | Infineon Technologies Austria Ag | Semiconductor device including a gate trench and a source trench |
KR101514537B1 (en) * | 2013-08-09 | 2015-04-22 | 삼성전기주식회사 | Power semiconductor device and method of fabricating the same |
US9666663B2 (en) | 2013-08-09 | 2017-05-30 | Infineon Technologies Ag | Semiconductor device with cell trench structures and contacts and method of manufacturing a semiconductor device |
US9076838B2 (en) * | 2013-09-13 | 2015-07-07 | Infineon Technologies Ag | Insulated gate bipolar transistor with mesa sections between cell trench structures and method of manufacturing |
US9029250B2 (en) * | 2013-09-24 | 2015-05-12 | Infineon Technologies Austria Ag | Method for producing semiconductor regions including impurities |
US9385228B2 (en) | 2013-11-27 | 2016-07-05 | Infineon Technologies Ag | Semiconductor device with cell trench structures and contacts and method of manufacturing a semiconductor device |
US9508711B2 (en) | 2013-12-04 | 2016-11-29 | Infineon Technologies Ag | Semiconductor device with bipolar junction transistor cells |
US9105717B2 (en) * | 2013-12-04 | 2015-08-11 | Infineon Technologies Austria Ag | Manufacturing a semiconductor device using electrochemical etching, semiconductor device and super junction semiconductor device |
US9012980B1 (en) | 2013-12-04 | 2015-04-21 | Infineon Technologies Ag | Method of manufacturing a semiconductor device including proton irradiation and semiconductor device including charge compensation structure |
US9553179B2 (en) | 2014-01-31 | 2017-01-24 | Infineon Technologies Ag | Semiconductor device and insulated gate bipolar transistor with barrier structure |
CN109427884A (en) * | 2017-08-23 | 2019-03-05 | 深圳市敦为技术有限公司 | A kind of manufacturing method of dual buried layer groove power device |
CN109686332B (en) * | 2019-01-24 | 2021-04-30 | 合肥鑫晟光电科技有限公司 | Compensation module, logic gate circuit, gate drive circuit and display device |
JP7265470B2 (en) * | 2019-12-24 | 2023-04-26 | 株式会社東芝 | semiconductor equipment |
CN113270471A (en) * | 2020-02-14 | 2021-08-17 | 苏州华太电子技术有限公司 | Terminal structure of VDMOSFET device and manufacturing method thereof |
US11348835B2 (en) | 2020-07-31 | 2022-05-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Ion implantation for nano-FET |
CN116013957A (en) * | 2021-12-31 | 2023-04-25 | 英诺赛科(苏州)科技有限公司 | Semiconductor device and method for manufacturing the same |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4140558A (en) * | 1978-03-02 | 1979-02-20 | Bell Telephone Laboratories, Incorporated | Isolation of integrated circuits utilizing selective etching and diffusion |
US5981332A (en) * | 1997-09-30 | 1999-11-09 | Siemens Aktiengesellschaft | Reduced parasitic leakage in semiconductor devices |
US20010053568A1 (en) * | 1998-09-24 | 2001-12-20 | Gerald Deboy | Method for manufacturing a semiconductor component |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55146974A (en) * | 1979-05-02 | 1980-11-15 | Agency Of Ind Science & Technol | Manufacture of semiconductor device |
US4419150A (en) * | 1980-12-29 | 1983-12-06 | Rockwell International Corporation | Method of forming lateral bipolar transistors |
US4569701A (en) * | 1984-04-05 | 1986-02-11 | At&T Bell Laboratories | Technique for doping from a polysilicon transfer layer |
US4711017A (en) * | 1986-03-03 | 1987-12-08 | Trw Inc. | Formation of buried diffusion devices |
JPS63119546A (en) * | 1986-11-07 | 1988-05-24 | Sony Corp | Manufacture of semiconductor device |
JPS6482668A (en) * | 1987-09-25 | 1989-03-28 | Toshiba Corp | Manufacture of bipolar transistor |
US4893160A (en) | 1987-11-13 | 1990-01-09 | Siliconix Incorporated | Method for increasing the performance of trenched devices and the resulting structure |
JP2733271B2 (en) * | 1988-12-23 | 1998-03-30 | シャープ株式会社 | Method for manufacturing semiconductor device |
CN1019720B (en) | 1991-03-19 | 1992-12-30 | 电子科技大学 | Power semiconductor device |
JPH0837238A (en) * | 1994-07-21 | 1996-02-06 | Hitachi Ltd | Semiconductor integrated circuit device |
KR0167273B1 (en) * | 1995-12-02 | 1998-12-15 | 문정환 | High voltage mosfet device and manufacturing method thereof |
US6316336B1 (en) * | 1999-03-01 | 2001-11-13 | Richard A. Blanchard | Method for forming buried layers with top-side contacts and the resulting structure |
KR100773380B1 (en) * | 1999-06-03 | 2007-11-06 | 제네럴 세미컨덕터, 인코포레이티드 | A power mosfet, a method of forming a power mosfet, and another power mosfet made by the method |
CN1201483C (en) * | 1999-07-26 | 2005-05-11 | 恩尼技术公司 | Parallel high voltage metal-oxide semiconductor field effect transistor high power steady-state amplifier |
DE19943143B4 (en) * | 1999-09-09 | 2008-04-24 | Infineon Technologies Ag | Semiconductor device for high reverse voltages with low on-resistance and method for its production |
JP2001345444A (en) * | 1999-10-25 | 2001-12-14 | Seiko Instruments Inc | Semiconductor device and its manufacturing method |
JP4371521B2 (en) | 2000-03-06 | 2009-11-25 | 株式会社東芝 | Power semiconductor device and manufacturing method thereof |
GB0010041D0 (en) | 2000-04-26 | 2000-06-14 | Koninkl Philips Electronics Nv | Trench semiconductor device manufacture |
US6566201B1 (en) * | 2001-12-31 | 2003-05-20 | General Semiconductor, Inc. | Method for fabricating a high voltage power MOSFET having a voltage sustaining region that includes doped columns formed by rapid diffusion |
-
2001
- 2001-12-31 US US10/039,068 patent/US6566201B1/en not_active Expired - Lifetime
-
2002
- 2002-12-24 TW TW091137179A patent/TWI272679B/en not_active IP Right Cessation
- 2002-12-30 AU AU2002358312A patent/AU2002358312A1/en not_active Abandoned
- 2002-12-30 CN CNB028265440A patent/CN100342505C/en not_active Expired - Fee Related
- 2002-12-30 KR KR1020047010419A patent/KR100912995B1/en not_active IP Right Cessation
- 2002-12-30 DE DE60234715T patent/DE60234715D1/en not_active Expired - Lifetime
- 2002-12-30 JP JP2003558902A patent/JP4833517B2/en not_active Expired - Fee Related
- 2002-12-30 WO PCT/US2002/041808 patent/WO2003058683A2/en active Application Filing
- 2002-12-30 EP EP02792552A patent/EP1468439B1/en not_active Expired - Fee Related
-
2003
- 2003-03-24 US US10/395,317 patent/US6710400B2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4140558A (en) * | 1978-03-02 | 1979-02-20 | Bell Telephone Laboratories, Incorporated | Isolation of integrated circuits utilizing selective etching and diffusion |
US5981332A (en) * | 1997-09-30 | 1999-11-09 | Siemens Aktiengesellschaft | Reduced parasitic leakage in semiconductor devices |
US20010053568A1 (en) * | 1998-09-24 | 2001-12-20 | Gerald Deboy | Method for manufacturing a semiconductor component |
Non-Patent Citations (1)
Title |
---|
See also references of EP1468439A4 * |
Also Published As
Publication number | Publication date |
---|---|
JP4833517B2 (en) | 2011-12-07 |
US6710400B2 (en) | 2004-03-23 |
KR100912995B1 (en) | 2009-08-20 |
US20040009643A1 (en) | 2004-01-15 |
CN1610964A (en) | 2005-04-27 |
TWI272679B (en) | 2007-02-01 |
CN100342505C (en) | 2007-10-10 |
WO2003058683A2 (en) | 2003-07-17 |
US6566201B1 (en) | 2003-05-20 |
EP1468439A4 (en) | 2009-01-07 |
TW200301526A (en) | 2003-07-01 |
JP2005514786A (en) | 2005-05-19 |
AU2002358312A8 (en) | 2003-07-24 |
DE60234715D1 (en) | 2010-01-21 |
EP1468439B1 (en) | 2009-12-09 |
AU2002358312A1 (en) | 2003-07-24 |
KR20040069214A (en) | 2004-08-04 |
EP1468439A2 (en) | 2004-10-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2003058683A3 (en) | Method for fabricating a high voltage power mosfet having a voltage sustaining region that includes doped columns formed by rapid diffusion | |
KR100587948B1 (en) | Trench contact process | |
KR100732051B1 (en) | High voltage mosfet and method of forming the same | |
KR100363530B1 (en) | Semiconductor device and method of manufacturing the same | |
EP2362422A3 (en) | Vertical power semiconductor device and method of making the same | |
WO2002084745A3 (en) | Power semiconductor devices and methods of forming same | |
KR100990294B1 (en) | High voltage power mosfet includes doped columns | |
WO2004105090A3 (en) | Structure and method for forming a trench mosfet having self-aligned features | |
WO2005060676A3 (en) | A method for manufacturing a superjunction device with wide mesas | |
WO2009141977A1 (en) | Semiconductor device and method for manufacturing the same | |
WO2003058684A3 (en) | High voltage power mosfet having a voltage sustaining region and diffusion from regions of oppositely doped polysilicon | |
WO2004017373A3 (en) | Complementary analog bipolar transistors with trench-constrained isolation diffusion | |
KR100338783B1 (en) | Semiconductor device having expanded effective width of active region and fabricating method thereof | |
EP1255302A3 (en) | Method for fabricating forward and reverse blocking devices | |
WO2003030244A8 (en) | Method for fabricating a power semiconductor device having a floating island voltage sustaining layer | |
TW200614507A (en) | Finfet transistor process | |
KR20040066202A (en) | High voltage power mosfet having a voltage sustaining region that includes doped columns formed by trench etching using an etchant gas that is also a doping source | |
JP2004363263A (en) | Semiconductor device and its manufacturing method | |
JP2007173379A (en) | Semiconductor device and manufacturing method thereof | |
US6933215B2 (en) | Process for doping a semiconductor body | |
TW200721371A (en) | System and method for improving mesa width in a semiconductor device | |
WO2003085722A3 (en) | Field effect transistor having a lateral depletion structure | |
KR101530579B1 (en) | Semiconductor device and method for manufacturing the same | |
EP1548818A4 (en) | Semiconductor device and method for manufacturing semiconductor device | |
TW200623317A (en) | High aspect-ratio PN-junction and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2003558902 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20028265440 Country of ref document: CN Ref document number: 1020047010419 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2002792552 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2002792552 Country of ref document: EP |