WO2004032241A1 - Indium-boron dual halo for mosfet - Google Patents
Indium-boron dual halo for mosfet Download PDFInfo
- Publication number
- WO2004032241A1 WO2004032241A1 PCT/US2003/029769 US0329769W WO2004032241A1 WO 2004032241 A1 WO2004032241 A1 WO 2004032241A1 US 0329769 W US0329769 W US 0329769W WO 2004032241 A1 WO2004032241 A1 WO 2004032241A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- halo
- indium
- channel region
- substrate
- boron
- Prior art date
Links
- 125000001475 halogen functional group Chemical group 0.000 title claims abstract description 70
- 230000009977 dual effect Effects 0.000 title description 3
- SRCJDTOFMBRRBY-UHFFFAOYSA-N boron indium Chemical compound [B].[In] SRCJDTOFMBRRBY-UHFFFAOYSA-N 0.000 title description 2
- 239000000758 substrate Substances 0.000 claims abstract description 33
- 239000007943 implant Substances 0.000 claims abstract description 26
- 238000000034 method Methods 0.000 claims abstract description 18
- 229910052738 indium Inorganic materials 0.000 claims description 40
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 38
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 23
- 229910052796 boron Inorganic materials 0.000 claims description 23
- 239000007787 solid Substances 0.000 claims description 13
- 239000002019 doping agent Substances 0.000 description 22
- 239000004065 semiconductor Substances 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 125000006850 spacer group Chemical group 0.000 description 5
- 229910052785 arsenic Inorganic materials 0.000 description 3
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 229910015900 BF3 Inorganic materials 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- WTEOIRVLGSZEPR-UHFFFAOYSA-N boron trifluoride Chemical compound FB(F)F WTEOIRVLGSZEPR-UHFFFAOYSA-N 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- -1 electrons Substances 0.000 description 2
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229910001449 indium ion Inorganic materials 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1041—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a non-uniform doping structure in the channel region surface
- H01L29/1045—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a non-uniform doping structure in the channel region surface the doping structure being parallel to the channel length, e.g. DMOS like
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
- H01L21/2652—Through-implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/2658—Bombardment with radiation with high-energy radiation producing ion implantation of a molecular ion, e.g. decaborane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
Definitions
- the field effect transistor is a common element of an integrated circuit such as a multiprocessor or other circuit.
- the transistor typically includes a source and drain junction region formed in a semiconductor substrate and a gate electrode formed on a surface of the substrate.
- the gate length is generally the distance between the source and drain junction region.
- the region of the substrate beneath the gate electrode and between the source and drain junctions is generally referred to as a channel with a channel length being the distance between the source and drain junctions.
- an N-type transistor device may have source and drain region (and gate electrode) doped with an N-type dopant such as arsenic.
- the N-type junction regions are formed in a well that has previously been formed as a P-type conductivity.
- a suitable P-type dopant is boron.
- a transistor device works generally in the following way.
- Carriers e.g., electrons, holes
- V t threshold voltage
- threshold voltage tends to decrease in response to reduced gate length.
- performance is often dictated by a reduction in transistor size (e.g., faster switching, more devices on a chip, etc.) that dominates the objectives of the semiconductor processing industry.
- gate electrode lengths approach dimensions less than 100 nanometers (ran)
- a small change in the gate electrode length e.g., a 10 nanometer difference from a targeted length
- the threshold voltage should be constant over a range of gate lengths about a target gate length to account for manufacturing margins.
- locally implanted dopants P-type in N-type metal oxide semiconductor FETS (NMOSFETS) and N-type dopants in P-type metal oxide semiconductor FETS (PMOSFETS) may be introduced under the gate edges. Such implants are referred to as "halo" implants.
- the implanted dopant tends to raise the doping concentration around the edges of the channel, thereby increasing the threshold voltage.
- One effect is to reduce the threshold voltage of the target size device while maintaining the threshold voltage of the worst case size device.
- Typical halo implants for NMOSFETS include boron (e.g., boron fluoride (BF 2 )) and indium (In).
- Halo implants for PMOSFETS include arsenic, antimony, and phosphorous.
- indium is a particularly preferred dopant because the channel of indium forms a retrograde profile from the surface of the device. Such a concentration profile with respect to indium, tends to decrease the threshold voltage required to meet a given leakage current (I off ) in the device relative to a boron dopant which does not have the same retrograde profile.
- indium achieves a state of solid solubility at a point below the concentration required to reach worst case leakage currents.
- a halo implant of an indium species alone cannot reach such targets.
- Figure 1 shows a cross-sectional side view of a portion of a circuit substrate including a transistor device having a first halo implant.
- Figure 2 shows the device of Figure 1 following a second halo implant.
- Figure 3 shows a graphical representation of halo concentration in a substrate versus gate length for a selected leakage current.
- Figure 4 shows the dopant concentration for P-type dopants in a silicon substrate.
- Figure 5 shows a representative graph of threshold voltage versus P- type dopant concentration for a silicon substrate.
- Figure 6 shows a graphical representation of leakage current versus threshold voltage for P-type dopants.
- Figure 7 shows a graphical representation of threshold voltage versus gate length for an NMOSFET device.
- Figure 8 shows a graphical representation of leakage current versus gate length for an NMOSFET.
- Figure 9 shows a graphical representation of a number of devices on a substrate versus gate length.
- Figure 10 shows a graphical representation of drive current versus gate length for a number of devices on a substrate.
- Figure 11 shows a graphical representation of drive current versus leakage current for a transistor device.
- indium is a preferred NMOSFET channel dopant (e.g., halo dopant) because its retrograde concentration profile results in lower threshold voltages and improved drive currents.
- indium alone as a halo dopant is unacceptable because its solid solubility limit tends to prevent indium from doping an NMOSFET channel to a high enough level to maintain reasonable worst-case leakage currents.
- Figure 1 shows a cross-sectional side view of a portion of a circuit substrate having a transistor device formed thereon.
- Structure 100 includes substrate 110 of, for example, a semiconductor material, representatively silicon.
- substrate 110 formed in and on substrate 110 in Figure 1 is a transistor device.
- the transistor device is an NMOSFET, formed in P-type well 120.
- the transistor device includes gate electrode 130 formed on the surface of substrate 110 having gate length 170.
- the transistor device also includes source junction 140 and drain junction 150. In an NMOSFET, source junction 140 and drain junction 150 are both N-type as typically is gate electrode 130.
- Source junction 140 includes tip implant 145 formed, for example, as self-aligned to gate electrode 130 (by an implant prior to the formation of spacer portions 135).
- drain junction 150 includes tip implant 155 substantially aligned to gate electrode 130 (e.g., a lightly- doped drain). The bulk of drain junction 150 is aligned to spacers 135 on gate electrode 130.
- Figure 1 also shows a single halo implant in channel region 160 of substrate 110.
- first implant 180 is, for example, indium.
- Halo implants may be formed by introducing dopant ions, such as indium ions, into substrate 110 at a tilt angle of, for example, 25-30°.
- One way to introduce first halo 180 is an implanting operation after formation of the gate electrode (but before the spacers) so that the gate electrode acts as an aligned implant mask.
- Figure 2 shows the structure of Figure 1 following the introduction of second halo 190.
- first halo 180 is an indium species
- second halo 190 is, for example, a boron species (e.g., boron diflouride).
- Second halo 190 may be introduced by implantation according to a similar technique as first halo 180.
- first halo 180 is indium
- second halo 190 is boron or similar species
- one technique involving multiple halos includes introducing first halo 180 into channel 120 of substrate 110 to a solid solubility of indium for silicon, generally 2E18 cm "3 .
- a boron species is implanted as second halo 190 in an amount sufficient to achieve a target threshold voltage for a particular gate length device. It is appreciated that, having determined the appropriate amount of indium and boron dopants, the order by which either is introduced may vary.
- a first halo e.g., first halo 180
- a second halo e.g., second halo 190
- structure 100 includes two halos introduced into channel 120.
- the dopants described include indium and boron species. It is appreciated that other species may similarly be suitable for either NMOSFETS or PMOSFETS.
- indium is selected and introduced to its solid solubility in the context of reduced gate lengths (e.g., on the order of 70 nanometers or less) to achieve target threshold voltages, leakage currents and drive currents.
- Figure 3 shows a graphical representation of halo concentration in a silicon substrate versus gate length for a selected leakage current (I off ) of, for example, 40 nA.
- Figure 3 shows that as gate lengths are decreased beyond approximately 100 nm, indium saturates and cannot, alone, achieve the desired leakage current.
- Figure 4 representatively shows halo concentration in a silicon substrate.
- Figure 3 demonstrates that a concentration required to meet a leakage current requirement (e.g., 3E18 cm "3 ) is greater than the indium solid solubility (e.g., on the order of 2E18 cm "3 ).
- Figure 5 shows a graphical representation of threshold voltage versus dopant concentration.
- Figure 5 demonstrates that at its solid solubility, indium saturates.
- Figure 6 shows the graphical representation of leakage current versus threshold voltage.
- Figure 6 demonstrates that at its solid solubility, indium again saturates (e.g., on the order of 100 nanoamps/ ⁇ m).
- an additional halo implant in addition to a halo implant including an indium species, is used.
- a second halo implant of a boron species may be used to achieve the target threshold voltage and target leakage current.
- leakage current (I off ) for a worst-case gate length device is, for example, 100 nanoamps/ ⁇ m
- a target gate length is, for example, 60 nanometers
- an indium species may be introduced as a first halo to its solid solubility and a second halo of, for example, a boron species, may be introduced until a threshold voltage required to support the leakage current is established.
- Figures 7 and 8 show graphical representations associated with threshold voltages and leakage currents for a particular gate length device.
- the graphical representations illustrate the manufacturing tolerances associated with fabricating devices, particularly the acceptable variations in gate length.
- a target gate length is 70 nanometers (nm) with a worst-case gate length on the order of -10 nm.
- a halo implant, as illustrated in Figure 7, tends to reduce the threshold voltage of the target size device while maintaining the threshold voltage of the worst case size device.
- the leakage current effects for various gate lengths are illustrated in Figure 8.
- Figures 9 and 10 illustrate a multiple halo device such as described above and a prior art single halo/ boron well device.
- Figure 9 shows a representation of devices formed on a substrate and their corresponding gate length. The devices adopt essentially a bell-shaped curve.
- Figure 10 shows a typical drive current for the devices formed, in one case with a indium halo/boron well as in the prior art and, as multiple
- FIG. 10 shows that the multiple (indium and boron) halo devices tend to have higher drive currents at target gate lengths, because they have higher leakage currents at target gate lengths.
- Figure 11 shows a graphical representation of drive current versus leakage current for a transistor device.
- N-type dopants such as arsenic and phosphorous may be introduced in a multiple halo process where effects such as, but not limited to, drive and leakage currents are to be optimized.
- N-type dopants such as arsenic and phosphorous
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2003272623A AU2003272623A1 (en) | 2002-09-30 | 2003-09-19 | Indium-boron dual halo for mosfet |
EP03754816A EP1547154A1 (en) | 2002-09-30 | 2003-09-19 | Indium-boron dual halo implant for mosfet |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/261,715 US7226843B2 (en) | 2002-09-30 | 2002-09-30 | Indium-boron dual halo MOSFET |
US10/261,715 | 2002-09-30 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004032241A1 true WO2004032241A1 (en) | 2004-04-15 |
Family
ID=32030044
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2003/029769 WO2004032241A1 (en) | 2002-09-30 | 2003-09-19 | Indium-boron dual halo for mosfet |
Country Status (6)
Country | Link |
---|---|
US (1) | US7226843B2 (en) |
EP (1) | EP1547154A1 (en) |
CN (1) | CN100459146C (en) |
AU (1) | AU2003272623A1 (en) |
TW (1) | TWI246191B (en) |
WO (1) | WO2004032241A1 (en) |
Families Citing this family (71)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2794898B1 (en) | 1999-06-11 | 2001-09-14 | France Telecom | SEMICONDUCTOR DEVICE WITH COMPENSATED THRESHOLD VOLTAGE AND MANUFACTURING METHOD |
US6838329B2 (en) * | 2003-03-31 | 2005-01-04 | Intel Corporation | High concentration indium fluorine retrograde wells |
US7250647B2 (en) * | 2003-07-03 | 2007-07-31 | Micron Technology, Inc. | Asymmetrical transistor for imager device |
US7009248B2 (en) * | 2003-10-02 | 2006-03-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device with asymmetric pocket implants |
WO2005101477A1 (en) * | 2004-04-14 | 2005-10-27 | Fujitsu Limited | Semiconductor device and its manufacturing method |
US20060068556A1 (en) * | 2004-09-27 | 2006-03-30 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
US20070148926A1 (en) * | 2005-12-28 | 2007-06-28 | Intel Corporation | Dual halo implant for improving short channel effect in three-dimensional tri-gate transistors |
US7449373B2 (en) * | 2006-03-31 | 2008-11-11 | Intel Corporation | Method of ion implanting for tri-gate devices |
US8354718B2 (en) * | 2007-05-22 | 2013-01-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device including an arrangement for suppressing short channel effects |
KR101416316B1 (en) * | 2007-12-12 | 2014-07-08 | 삼성전자주식회사 | Field effect transistor having localized halo ion region, and semiconductor memory, memory card, and system including the same |
US8278197B2 (en) * | 2008-05-30 | 2012-10-02 | International Business Machines Corporation | Method to tailor location of peak electric field directly underneath an extension spacer for enhanced programmability of a prompt-shift device |
JP5357473B2 (en) * | 2008-09-09 | 2013-12-04 | ルネサスエレクトロニクス株式会社 | Semiconductor integrated circuit device |
US7960238B2 (en) * | 2008-12-29 | 2011-06-14 | Texas Instruments Incorporated | Multiple indium implant methods and devices and integrated circuits therefrom |
US7829939B1 (en) * | 2009-04-20 | 2010-11-09 | International Business Machines Corporation | MOSFET including epitaxial halo region |
US8421162B2 (en) | 2009-09-30 | 2013-04-16 | Suvolta, Inc. | Advanced transistors with punch through suppression |
US8273617B2 (en) | 2009-09-30 | 2012-09-25 | Suvolta, Inc. | Electronic devices and systems, and methods for making and using the same |
US8643107B2 (en) * | 2010-01-07 | 2014-02-04 | International Business Machines Corporation | Body-tied asymmetric N-type field effect transistor |
US8426917B2 (en) * | 2010-01-07 | 2013-04-23 | International Business Machines Corporation | Body-tied asymmetric P-type field effect transistor |
US8530286B2 (en) | 2010-04-12 | 2013-09-10 | Suvolta, Inc. | Low power semiconductor transistor structure and method of fabrication thereof |
US8569128B2 (en) | 2010-06-21 | 2013-10-29 | Suvolta, Inc. | Semiconductor structure and method of fabrication thereof with mixed metal types |
US8759872B2 (en) | 2010-06-22 | 2014-06-24 | Suvolta, Inc. | Transistor with threshold voltage set notch and method of fabrication thereof |
US8377783B2 (en) | 2010-09-30 | 2013-02-19 | Suvolta, Inc. | Method for reducing punch-through in a transistor device |
US8404551B2 (en) | 2010-12-03 | 2013-03-26 | Suvolta, Inc. | Source/drain extension control for advanced transistors |
US8461875B1 (en) | 2011-02-18 | 2013-06-11 | Suvolta, Inc. | Digital circuits having improved transistors, and methods therefor |
US8525271B2 (en) | 2011-03-03 | 2013-09-03 | Suvolta, Inc. | Semiconductor structure with improved channel stack and method for fabrication thereof |
US8400219B2 (en) | 2011-03-24 | 2013-03-19 | Suvolta, Inc. | Analog circuits having improved transistors, and methods therefor |
US8748270B1 (en) | 2011-03-30 | 2014-06-10 | Suvolta, Inc. | Process for manufacturing an improved analog transistor |
US8999861B1 (en) | 2011-05-11 | 2015-04-07 | Suvolta, Inc. | Semiconductor structure with substitutional boron and method for fabrication thereof |
US8796048B1 (en) | 2011-05-11 | 2014-08-05 | Suvolta, Inc. | Monitoring and measurement of thin film layers |
US8811068B1 (en) | 2011-05-13 | 2014-08-19 | Suvolta, Inc. | Integrated circuit devices and methods |
US8569156B1 (en) | 2011-05-16 | 2013-10-29 | Suvolta, Inc. | Reducing or eliminating pre-amorphization in transistor manufacture |
US8735987B1 (en) | 2011-06-06 | 2014-05-27 | Suvolta, Inc. | CMOS gate stack structures and processes |
US8995204B2 (en) | 2011-06-23 | 2015-03-31 | Suvolta, Inc. | Circuit devices and methods having adjustable transistor body bias |
US8629016B1 (en) | 2011-07-26 | 2014-01-14 | Suvolta, Inc. | Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer |
WO2013022753A2 (en) | 2011-08-05 | 2013-02-14 | Suvolta, Inc. | Semiconductor devices having fin structures and fabrication methods thereof |
US8748986B1 (en) | 2011-08-05 | 2014-06-10 | Suvolta, Inc. | Electronic device with controlled threshold voltage |
US8614128B1 (en) | 2011-08-23 | 2013-12-24 | Suvolta, Inc. | CMOS structures and processes based on selective thinning |
US8645878B1 (en) | 2011-08-23 | 2014-02-04 | Suvolta, Inc. | Porting a circuit design from a first semiconductor process to a second semiconductor process |
US8713511B1 (en) | 2011-09-16 | 2014-04-29 | Suvolta, Inc. | Tools and methods for yield-aware semiconductor manufacturing process target generation |
US9236466B1 (en) | 2011-10-07 | 2016-01-12 | Mie Fujitsu Semiconductor Limited | Analog circuits having improved insulated gate transistors, and methods therefor |
US9082633B2 (en) * | 2011-10-13 | 2015-07-14 | Xilinx, Inc. | Multi-die integrated circuit structure with heat sink |
CN102446720B (en) * | 2011-11-08 | 2016-08-10 | 上海华力微电子有限公司 | A kind of preparation method of memory cell |
US8895327B1 (en) | 2011-12-09 | 2014-11-25 | Suvolta, Inc. | Tipless transistors, short-tip transistors, and methods and circuits therefor |
US8819603B1 (en) | 2011-12-15 | 2014-08-26 | Suvolta, Inc. | Memory circuits and methods of making and designing the same |
US8883600B1 (en) | 2011-12-22 | 2014-11-11 | Suvolta, Inc. | Transistor having reduced junction leakage and methods of forming thereof |
US8599623B1 (en) | 2011-12-23 | 2013-12-03 | Suvolta, Inc. | Circuits and methods for measuring circuit elements in an integrated circuit device |
US8877619B1 (en) | 2012-01-23 | 2014-11-04 | Suvolta, Inc. | Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom |
US8970289B1 (en) | 2012-01-23 | 2015-03-03 | Suvolta, Inc. | Circuits and devices for generating bi-directional body bias voltages, and methods therefor |
US9093550B1 (en) | 2012-01-31 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same |
US9406567B1 (en) | 2012-02-28 | 2016-08-02 | Mie Fujitsu Semiconductor Limited | Method for fabricating multiple transistor devices on a substrate with varying threshold voltages |
US8863064B1 (en) | 2012-03-23 | 2014-10-14 | Suvolta, Inc. | SRAM cell layout structure and devices therefrom |
US9299698B2 (en) | 2012-06-27 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with multiple transistors having various threshold voltages |
US8753944B2 (en) * | 2012-07-17 | 2014-06-17 | Texas Instruments Incorporated | Pocket counterdoping for gate-edge diode leakage reduction |
US8637955B1 (en) | 2012-08-31 | 2014-01-28 | Suvolta, Inc. | Semiconductor structure with reduced junction leakage and method of fabrication thereof |
US9112057B1 (en) | 2012-09-18 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Semiconductor devices with dopant migration suppression and method of fabrication thereof |
US9041126B2 (en) | 2012-09-21 | 2015-05-26 | Mie Fujitsu Semiconductor Limited | Deeply depleted MOS transistors having a screening layer and methods thereof |
WO2014071049A2 (en) | 2012-10-31 | 2014-05-08 | Suvolta, Inc. | Dram-type device with low variation transistor peripheral circuits, and related methods |
US8816754B1 (en) | 2012-11-02 | 2014-08-26 | Suvolta, Inc. | Body bias circuits and methods |
US9093997B1 (en) | 2012-11-15 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Slew based process and bias monitors and related methods |
US9070477B1 (en) | 2012-12-12 | 2015-06-30 | Mie Fujitsu Semiconductor Limited | Bit interleaved low voltage static random access memory (SRAM) and related methods |
US9112484B1 (en) | 2012-12-20 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Integrated circuit process and bias monitors and related methods |
US9268885B1 (en) | 2013-02-28 | 2016-02-23 | Mie Fujitsu Semiconductor Limited | Integrated circuit device methods and models with predicted device metric variations |
US8994415B1 (en) | 2013-03-01 | 2015-03-31 | Suvolta, Inc. | Multiple VDD clock buffer |
US8988153B1 (en) | 2013-03-09 | 2015-03-24 | Suvolta, Inc. | Ring oscillator with NMOS or PMOS variation insensitivity |
US9299801B1 (en) | 2013-03-14 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Method for fabricating a transistor device with a tuned dopant profile |
US9449967B1 (en) | 2013-03-15 | 2016-09-20 | Fujitsu Semiconductor Limited | Transistor array structure |
US9112495B1 (en) | 2013-03-15 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Integrated circuit device body bias circuits and methods |
US9478571B1 (en) | 2013-05-24 | 2016-10-25 | Mie Fujitsu Semiconductor Limited | Buried channel deeply depleted channel transistor |
US8976575B1 (en) | 2013-08-29 | 2015-03-10 | Suvolta, Inc. | SRAM performance monitor |
US9710006B2 (en) | 2014-07-25 | 2017-07-18 | Mie Fujitsu Semiconductor Limited | Power up body bias circuits and methods |
US9319013B2 (en) | 2014-08-19 | 2016-04-19 | Mie Fujitsu Semiconductor Limited | Operational amplifier input offset correction with transistor threshold voltage adjustment |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5985727A (en) * | 1997-06-30 | 1999-11-16 | Sun Microsystems, Inc. | Method for forming MOS devices with retrograde pocket regions and counter dopant regions buried in the substrate surface |
GB2331841A (en) * | 1997-11-28 | 1999-06-02 | Secr Defence | Field effect transistor |
US6429482B1 (en) * | 2000-06-08 | 2002-08-06 | International Business Machines Corporation | Halo-free non-rectifying contact on chip with halo source/drain diffusion |
US6555437B1 (en) * | 2001-04-27 | 2003-04-29 | Advanced Micro Devices, Inc. | Multiple halo implant in a MOSFET with raised source/drain structure |
-
2002
- 2002-09-30 US US10/261,715 patent/US7226843B2/en not_active Expired - Fee Related
-
2003
- 2003-09-19 CN CNB038232146A patent/CN100459146C/en not_active Expired - Fee Related
- 2003-09-19 AU AU2003272623A patent/AU2003272623A1/en not_active Abandoned
- 2003-09-19 WO PCT/US2003/029769 patent/WO2004032241A1/en not_active Application Discontinuation
- 2003-09-19 EP EP03754816A patent/EP1547154A1/en not_active Withdrawn
- 2003-09-29 TW TW092126828A patent/TWI246191B/en not_active IP Right Cessation
Non-Patent Citations (4)
Title |
---|
MIYASHITA K ET AL: "Optimized halo structure for 80 nm physical gate CMOS technology with indium and antimony highly angled ion implantation", ELECTRON DEVICES MEETING, 1999. IEDM TECHNICAL DIGEST. INTERNATIONAL WASHINGTON, DC, USA 5-8 DEC. 1999, PISCATAWAY, NJ, USA,IEEE, US, 5 December 1999 (1999-12-05), pages 645 - 648, XP010372181, ISBN: 0-7803-5410-9 * |
NODA T. ET AL.: "Effects of end-of range dislocation loops on transient enhanced diffusion of indium implanted in silicon", JOURNAL OF APPLIED PHYSICS, vol. 88, no. 9, - 1 November 2000 (2000-11-01), pages 4980 - 4984, XP002263880 * |
ODANAKA S ET AL: "DOUBLE POCKET ARCHITECTURE USING INDIUM AND BORON FOR SUB-100 NM MOSFETS", IEEE ELECTRON DEVICE LETTERS, IEEE INC. NEW YORK, US, vol. 22, no. 7, July 2001 (2001-07-01), pages 330 - 332, XP001099974, ISSN: 0741-3106 * |
ONIMATSU A. ET AL.: "Influence of Extension Formation Process on Indium Halo Profile", EXTENDED ABSTRACTS OF THE 2001 INTERNATIONAL CONFERENCE ON SOLID STATE DEVICES, 2001, Tokyo, pages 184 - 185, XP002263879 * |
Also Published As
Publication number | Publication date |
---|---|
US7226843B2 (en) | 2007-06-05 |
CN1685517A (en) | 2005-10-19 |
US20040061187A1 (en) | 2004-04-01 |
AU2003272623A1 (en) | 2004-04-23 |
EP1547154A1 (en) | 2005-06-29 |
TW200417012A (en) | 2004-09-01 |
TWI246191B (en) | 2005-12-21 |
CN100459146C (en) | 2009-02-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7226843B2 (en) | Indium-boron dual halo MOSFET | |
US6503801B1 (en) | Non-uniform channel profile via enhanced diffusion | |
US5675166A (en) | FET with stable threshold voltage and method of manufacturing the same | |
US6221724B1 (en) | Method of fabricating an integrated circuit having punch-through suppression | |
US6753230B2 (en) | Method for fabricating semiconductor device with ultra-shallow super-steep-retrograde epi-channel by decaborane doping | |
US6426279B1 (en) | Epitaxial delta doping for retrograde channel profile | |
US8067805B2 (en) | Ultra shallow junction formation by epitaxial interface limited diffusion | |
KR100863921B1 (en) | Semiconductor device and its manufacturing method | |
US5952693A (en) | CMOS semiconductor device comprising graded junctions with reduced junction capacitance | |
US9768074B2 (en) | Transistor structure and fabrication methods with an epitaxial layer over multiple halo implants | |
KR20020082469A (en) | Mosfet device system and method | |
JP2005516389A (en) | Field effect transistor having a source and / or drain forming a Schottky or Schottky contact using a strained semiconductor substrate | |
US20080121992A1 (en) | Semiconductor device including diffusion barrier region and method of fabricating the same | |
US9362399B2 (en) | Well implant through dummy gate oxide in gate-last process | |
US6709961B2 (en) | Method for fabricating semiconductor device | |
US6380021B1 (en) | Ultra-shallow junction formation by novel process sequence for PMOSFET | |
US6344405B1 (en) | Transistors having optimized source-drain structures and methods for making the same | |
KR20050064011A (en) | Method for fabricating semiconductor device | |
US7235450B2 (en) | Methods for fabricating semiconductor devices | |
USRE41764E1 (en) | Semiconductor device with compensated threshold voltage and method for making same | |
US6410393B1 (en) | Semiconductor device with asymmetric channel dopant profile | |
KR100556350B1 (en) | Semiconductor device and fabricating Method for the same | |
US5923949A (en) | Semiconductor device having fluorine bearing sidewall spacers and method of manufacture thereof | |
KR100567030B1 (en) | Methood for manufacturing Transistor | |
JP2001257343A (en) | Semiconductor integrated circuit device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2003754816 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20038232146 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 2003754816 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: JP |