WO2004042593A3 - System for and a method of controlling pipelined process stages - Google Patents

System for and a method of controlling pipelined process stages Download PDF

Info

Publication number
WO2004042593A3
WO2004042593A3 PCT/US2003/032233 US0332233W WO2004042593A3 WO 2004042593 A3 WO2004042593 A3 WO 2004042593A3 US 0332233 W US0332233 W US 0332233W WO 2004042593 A3 WO2004042593 A3 WO 2004042593A3
Authority
WO
WIPO (PCT)
Prior art keywords
process stages
pipelined process
controlling
stages
pipeline
Prior art date
Application number
PCT/US2003/032233
Other languages
French (fr)
Other versions
WO2004042593A2 (en
Inventor
Shail A Gupta
Mukund Sivaraman
Original Assignee
Hewlett Packard Development Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Development Co filed Critical Hewlett Packard Development Co
Priority to EP03810774A priority Critical patent/EP1556779A2/en
Priority to JP2004550015A priority patent/JP2006505060A/en
Priority to AU2003301788A priority patent/AU2003301788A1/en
Publication of WO2004042593A2 publication Critical patent/WO2004042593A2/en
Publication of WO2004042593A3 publication Critical patent/WO2004042593A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking

Abstract

An embodiment of the present invention includes a pipeline comprising a plurality of stages and a pipeline timing controller controlling a plurality of predetermined delays, wherein, when one of the predetermined delays has expired, the pipeline timing controller sends a control signal to initiate at least one process within associated ones of the plurality of stages.
PCT/US2003/032233 2002-10-31 2003-10-10 System for and a method of controlling pipelined process stages WO2004042593A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP03810774A EP1556779A2 (en) 2002-10-31 2003-10-10 System for and a method of controlling pipelined process stages
JP2004550015A JP2006505060A (en) 2002-10-31 2003-10-10 Pipeline process stage control system and control method
AU2003301788A AU2003301788A1 (en) 2002-10-31 2003-10-10 System for and a method of controlling pipelined process stages

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/284,965 US7484079B2 (en) 2002-10-31 2002-10-31 Pipeline stage initialization via task frame accessed by a memory pointer propagated among the pipeline stages
US10/284,965 2002-10-31

Publications (2)

Publication Number Publication Date
WO2004042593A2 WO2004042593A2 (en) 2004-05-21
WO2004042593A3 true WO2004042593A3 (en) 2004-07-08

Family

ID=32175046

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/032233 WO2004042593A2 (en) 2002-10-31 2003-10-10 System for and a method of controlling pipelined process stages

Country Status (5)

Country Link
US (1) US7484079B2 (en)
EP (1) EP1556779A2 (en)
JP (1) JP2006505060A (en)
AU (1) AU2003301788A1 (en)
WO (1) WO2004042593A2 (en)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7484079B2 (en) 2002-10-31 2009-01-27 Hewlett-Packard Development Company, L.P. Pipeline stage initialization via task frame accessed by a memory pointer propagated among the pipeline stages
US7363459B2 (en) * 2002-10-31 2008-04-22 Hewlett-Packard Development Company, L.P. System and method of optimizing memory usage with data lifetimes
US8526303B2 (en) * 2006-01-31 2013-09-03 Broadcom Corporation Flow control mechanism in a data processing pipeline
US8056065B2 (en) * 2007-09-26 2011-11-08 International Business Machines Corporation Stable transitions in the presence of conditionals for an advanced dual-representation polyhedral loop transformation framework
US8060870B2 (en) * 2007-09-26 2011-11-15 International Business Machines Corporation System and method for advanced polyhedral loop transformations of source code in a compiler
US8087011B2 (en) * 2007-09-26 2011-12-27 International Business Machines Corporation Domain stretching for an advanced dual-representation polyhedral loop transformation framework
US8087010B2 (en) * 2007-09-26 2011-12-27 International Business Machines Corporation Selective code generation optimization for an advanced dual-representation polyhedral loop transformation framework
US8127262B1 (en) * 2008-12-18 2012-02-28 Xilinx, Inc. Communicating state data between stages of pipelined packet processor
JP5449791B2 (en) * 2009-02-02 2014-03-19 オリンパス株式会社 Data processing apparatus and image processing apparatus
US9813381B2 (en) * 2014-06-18 2017-11-07 Open Text Sa Ulc Flexible and secure transformation of data using stream pipes
JP6996099B2 (en) * 2017-03-24 2022-01-17 日本電気株式会社 Data processing system and data processing method
US10810064B2 (en) * 2018-04-27 2020-10-20 Nasdaq Technology Ab Publish-subscribe framework for application execution
JP2022083038A (en) * 2020-11-24 2022-06-03 ソニーセミコンダクタソリューションズ株式会社 Signal processing device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6154829A (en) * 1997-10-20 2000-11-28 Matsushita Electric Industrial Co., Ltd. Cascaded arithmetic pipeline data processor

Family Cites Families (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL8700530A (en) * 1987-03-05 1988-10-03 Philips Nv PIPELINE SYSTEM WITH PARALLEL DATA DESCRIPTION.
US4991088A (en) 1988-11-30 1991-02-05 Vlsi Technology, Inc. Method for optimizing utilization of a cache memory
JPH03111971A (en) 1989-09-27 1991-05-13 Toshiba Corp Vectorizing diagnostic system
US5551039A (en) 1992-02-03 1996-08-27 Thinking Machines Corporation Compiling a source code vector instruction by generating a subgrid loop for iteratively processing array elements by plural processing elements
US6055627A (en) 1992-06-22 2000-04-25 Hitachi, Ltd. Compiling method of accessing a multi-dimensional array and system therefor
JPH07110800A (en) 1993-10-13 1995-04-25 Matsushita Electric Ind Co Ltd Optimized parallel compiling device and optimized parallel compiling method
US5455938A (en) 1994-09-14 1995-10-03 Ahmed; Sultan Network based machine instruction generator for design verification
US5802375A (en) 1994-11-23 1998-09-01 Cray Research, Inc. Outer loop vectorization
US5717895A (en) 1994-12-01 1998-02-10 Cray Research, Inc. Associative scalar data cache with write-through capabilities for a vector processor
JP2669603B2 (en) 1994-12-15 1997-10-29 インターナショナル・ビジネス・マシーンズ・コーポレイション Code generation method in compiler and compiler
US5764951A (en) 1995-05-12 1998-06-09 Synopsys, Inc. Methods for automatically pipelining loops
US5608892A (en) 1995-06-09 1997-03-04 Alantec Corporation Active cache for a microprocessor
US5742814A (en) 1995-11-01 1998-04-21 Imec Vzw Background memory allocation for multi-dimensional signal processing
US5845126A (en) 1995-12-06 1998-12-01 International Business Machines Corporation Method of, system for, and computer program product for providing inlined nested array constructors using normalized counters
JP3519205B2 (en) 1996-03-21 2004-04-12 シャープ株式会社 DMA controller
FR2759463B1 (en) * 1997-02-07 1999-04-30 Sercel Rech Const Elect SEISMIC ACQUISITION DEVICE
EP0918281A1 (en) 1997-03-29 1999-05-26 IMEC vzw Method and apparatus for size optimisation of storage units
US6108724A (en) 1997-05-29 2000-08-22 Gateway 2000, Inc. Fast IDE drive to drive transfers
US5987254A (en) 1997-07-14 1999-11-16 Hewlett Packard Company System-wide memoization of array dependence information
US5953531A (en) 1997-07-25 1999-09-14 International Business Machines Corporation Method of, system for, and computer program product for minimizing loop execution time by optimizing block/tile sizes
US6044417A (en) * 1997-12-31 2000-03-28 Intel Corporation System for controlling operational characteristics of buffer group where capture registers receive control signals in parallel and update registers transfer control signals to buffer group
CA2233789C (en) * 1998-04-01 2013-06-11 Ian Mes Semiconductor memory asynchronous pipeline
US6324629B1 (en) 1998-07-24 2001-11-27 Coware N.V., Frontier Design Byba Method for determining an optimized data organization
EP0974898A3 (en) 1998-07-24 2008-12-24 Interuniversitair Microelektronica Centrum Vzw A method for determining a storage-bandwidth optimized memory organization of an essentially digital device
US6298071B1 (en) 1998-09-03 2001-10-02 Diva Systems Corporation Method and apparatus for processing variable bit rate information in an information distribution system
JP3551353B2 (en) 1998-10-02 2004-08-04 株式会社日立製作所 Data relocation method
US6388632B1 (en) 1999-03-30 2002-05-14 Rohm Co., Ltd. Slot antenna used for plasma surface processing apparatus
US6820250B2 (en) * 1999-06-07 2004-11-16 Intel Corporation Mechanism for software pipelining loop nests
US6374403B1 (en) 1999-08-20 2002-04-16 Hewlett-Packard Company Programmatic method for reducing cost of control in parallel processes
US6438747B1 (en) 1999-08-20 2002-08-20 Hewlett-Packard Company Programmatic iteration scheduling for parallel processors
US6934250B1 (en) 1999-10-14 2005-08-23 Nokia, Inc. Method and apparatus for an output packet organizer
US6230114B1 (en) 1999-10-29 2001-05-08 Vast Systems Technology Corporation Hardware and software co-simulation including executing an analyzed user program
US6462743B1 (en) * 1999-12-21 2002-10-08 Ati International Srl Pipeline processing system and method
US6594814B1 (en) 1999-12-29 2003-07-15 National Science Council Dynamic pipelining approach for high performance circuit design
US6853968B2 (en) 2000-01-20 2005-02-08 Arm Limited Simulation of data processing apparatus
JP2001222442A (en) 2000-02-08 2001-08-17 Fujitsu Ltd Method for testing pipe line and method for generating pipe line test instruction and its storage medium
US6625797B1 (en) 2000-02-10 2003-09-23 Xilinx, Inc. Means and method for compiling high level software languages into algorithmically equivalent hardware representations
US20020010810A1 (en) 2000-03-01 2002-01-24 Ming-Kang Liu xDSL function ASIC processor & method of operation
US6455938B1 (en) * 2001-07-13 2002-09-24 Advanced Micro Devices, Inc. Integrated circuit interconnect shunt layer
US6952821B2 (en) 2002-08-19 2005-10-04 Hewlett-Packard Development Company, L.P. Method and system for memory management optimization
US7484079B2 (en) 2002-10-31 2009-01-27 Hewlett-Packard Development Company, L.P. Pipeline stage initialization via task frame accessed by a memory pointer propagated among the pipeline stages

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6154829A (en) * 1997-10-20 2000-11-28 Matsushita Electric Industrial Co., Ltd. Cascaded arithmetic pipeline data processor

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
PANNEERSELVAM G: "WHY DYNAMIC PIPELINES FOR SYSTOLIC SYSTEMS?", VLSI AND COMPUTERS. HAMBURG, MAY 11 - 15, 1987, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTER TECHNOLOGY, SYSTEMS AND APPLICATIONS. (COMPEURO), WASHINGTON, IEEE COMP. SOC. PRESS, US, vol. CONF. 1, 11 May 1987 (1987-05-11), pages 689 - 694, XP000120566 *
VALERO-GARCIA M ET AL: "A METHOD FOR IMPLEMENTATION OF ONE-DIMENSIONAL SYSTOLIC ALGORITHMS WITH DATA CONTRAFLOW USING PIPELINED FUNCTIONAL UNITS", JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL, IMAGE, AND VIDEO TECHNOLOGY, KLUWER ACADEMIC PUBLISHERS, DORDRECHT, NL, vol. 4, no. 1, 1 February 1992 (1992-02-01), pages 7 - 25, XP000263429, ISSN: 0922-5773 *

Also Published As

Publication number Publication date
US20040088520A1 (en) 2004-05-06
US7484079B2 (en) 2009-01-27
WO2004042593A2 (en) 2004-05-21
AU2003301788A8 (en) 2004-06-07
AU2003301788A1 (en) 2004-06-07
EP1556779A2 (en) 2005-07-27
JP2006505060A (en) 2006-02-09

Similar Documents

Publication Publication Date Title
AU2003290932A1 (en) Method, system and medium for controlling manufacture process having multivariate input parameters
WO2004042593A3 (en) System for and a method of controlling pipelined process stages
AU2003227411A1 (en) Processor system, task control method on computer system, computer program
AU2003207049A1 (en) Quality control system, method, and program
AU2003224854A1 (en) Method for controlling an in-flight entertainment system
AU2003289313A1 (en) Onboard device control system, onboard device controller, and onboard device control method
EP1486300A4 (en) Robot behavior control system, behavior control method, and robot device
AU2002249540A1 (en) A method for timing control
AU2003263610A1 (en) Apparatuses, method and computer software products for controlling a home terminal
AU2003261123A1 (en) System, method, and computer program for selective feltering of objectionable content from a program
AU2003272058A1 (en) A method, a language and a system for the definition and implementation of software solutions
AU6045901A (en) Method, system and program products for controlling system traffic of a clustered computing environment
AU2002318230A1 (en) Method for reducing emissions from evaporative emissions control systems
WO2006058260A3 (en) Delta-t order processing method and system
AU2003302558A1 (en) Dialogue control device and method, and robot device
AU2003273364A1 (en) Assembly from a structural element and a control element, method for producing said assembly and use thereof
AU2002325798A1 (en) Software verification method for control units and verification system
AU2003283919A1 (en) Control system, computer program product, device and method
GB2402501B (en) Method for controlling the performance of a target system
AU2002231843A1 (en) Method for controlling data transmission, and data transmission system
AU2002347239A1 (en) Method, system and component for controlling preservation of a product
WO2005011943A3 (en) Concrete placement vehicle control system and method
GB2390450B (en) System,method,and program for robot control
AU2003242276A1 (en) Information processing system, device control method thereof, and program thereof
AU2002364910A1 (en) Method of controlling metal etch processes, and system for accomplishing same

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2003810774

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2004550015

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 2003810774

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 2003810774

Country of ref document: EP