WO2004049398A2 - Porogen material - Google Patents
Porogen material Download PDFInfo
- Publication number
- WO2004049398A2 WO2004049398A2 PCT/US2003/037171 US0337171W WO2004049398A2 WO 2004049398 A2 WO2004049398 A2 WO 2004049398A2 US 0337171 W US0337171 W US 0337171W WO 2004049398 A2 WO2004049398 A2 WO 2004049398A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- porogen
- porous film
- porogen material
- silicon
- based dielectric
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02203—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being porous
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound comprising silicon and oxygen
- H01L21/02216—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound comprising silicon and oxygen the compound being a molecule comprising at least one silicon-oxygen bond and the compound having hydrogen or an organic group attached to the silicon or oxygen, e.g. a siloxane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31695—Deposition of porous oxides or porous glassy oxides or oxide based porous glass
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/29—Coated or structually defined flake, particle, cell, strand, strand portion, rod, filament, macroscopic fiber or mass thereof
- Y10T428/2982—Particulate matter [e.g., sphere, flake, etc.]
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/29—Coated or structually defined flake, particle, cell, strand, strand portion, rod, filament, macroscopic fiber or mass thereof
- Y10T428/2982—Particulate matter [e.g., sphere, flake, etc.]
- Y10T428/2984—Microcapsule with fluid core [includes liposome]
- Y10T428/2985—Solid-walled microcapsule from synthetic polymer
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/29—Coated or structually defined flake, particle, cell, strand, strand portion, rod, filament, macroscopic fiber or mass thereof
- Y10T428/2982—Particulate matter [e.g., sphere, flake, etc.]
- Y10T428/2991—Coated
- Y10T428/2998—Coated including synthetic resin or polymer
Definitions
- Embodiments described relate to inter layer dieletric (ILD) films.
- embodiments relate to K ILD films. BACKGROUND OF THE RELATED ART
- ILD inter-layer dielectric
- a low k ILD may be an ILD with a dielectric constant (k) that is below about 4.
- the ILD material may be deposited on the semiconductor substrate and pores generated therein. That is, an ILD material such as silicon dioxide may mixed with an additional material, often referred to as a porogen, and deposited.
- the ILD may then be treated to remove the porogen such that pores are generated in the ILD at locations where the porogen has been removed.
- a lower k value is then associated with the ILD material layer as its overall porosity increases.
- the mixture of the porogen and the ILD is not necessarily consistent nor uniform. Rather, the fully formed ILD material layer is likely to have regions which are quite variable from one another in porosity.
- the actual dielectric constant (k) may be quite variable from one portion of the
- a porogen material is provided.
- the porogen material may include a silicon containing porogen and a silicon based dielectric precursor.
- the silicon based dielectric precursor and silicon containing porogen are delivered to a semiconductor substrate where the porogen material is formed as a film.
- the film may then be thermally annealed, such that uniform pores are generated.
- Fig. 1 is a side view of a semiconductor wafer having a porous film formed thereon.
- Fig. 2 is an exploded view of a portion of the semiconductor wafer taken from 2-2 of Fig. 1.
- Fig. 3 A is a side cross-sectional view of a semiconductor wafer having a patterned photoresist formed above a porous film.
- Fig. 3B is a side cross-sectional view of the semiconductor wafer of Fig. 3A having trenches formed in the porous film.
- Fig. 3C is a side cross-sectional view of the semiconductor wafer of Fig. 3B following metalization.
- Fig. 3D is a side cross-sectional view of the semiconductor wafer of Fig. 3C following application of chemical mechanical polishing to isolate pairs of metal lines.
- Fig.4 is a flow chart summarizing embodiments of isolating patterned semiconductor circuitry with a porous silicon based dielectric composition.
- embodiments are described with reference to certain circuit features isolated by a porous dielectric film, embodiments may be applicable to any circuit feature to be isolated by a porous film formed in part by utilizing a porogen. Additionally, embodiments may be particularly useful when multiple circuit features are to be isolated by the same porous dielectric film.
- the semiconductor wafer 101 includes a substrate 110 which may be of monocrystalline silicon or other conventional semiconductor material.
- An embodiment of a porous film 100 is shown on the substrate 110.
- the porous film 100 is of substantially uniform porosity. As a result of the uniform porosity, a substantially uniform dielectric constant value is present throughout the porous film 100. As described further herein, the presence of such a uniform dielectric constant value throughout the porous film 100 helps to enhance the reliability of circuit features to be isolated by the material of the porous film 100.
- the porous film 100 shown in Fig. 1 is formed by activating a porogen material deposited above the semiconductor wafer 101 to a porous state as described further herein.
- heat may be applied through a susceptor 175 of a conventional semiconductor oven 170 in order to induce a chemical and physical change in the porogen material, such that it is transformed into the porous film 100 shown.
- Embodiments of the porogen material described above may be delivered to the semiconductor wafer 101 by conventional means.
- the semiconductor wafer 101 may be placed in a conventional chemical vapor deposition (CND) apparatus where a gas mixture, including components of the porogen material and other filler gasses are introduced.
- Radio frequency (RF) may even be applied to provide plasma enhanced CND (i.e. PECND).
- Conventional pressures, RF, and temperatures, described further below, may be applied during delivery of the porogen material.
- the porous film 100 is shown having substantially uniform porosity as noted above. That is, pores 250 are distributed fairly uniformly throughout the porous film 100.
- the porogen material itself is a composition of a silicon based dielectric precursor and a silicon containing porogen which chemically bond to one another when delivered to the semiconductor wafer 101 as described above.
- the silicon containing porogen is not randomly distributed, but rather is more uniformly associated with the silicon based dielectric precursor through chemical bonding.
- pores 250 formed by the silicon containing porogen will be more uniformly distributed as well.
- Embodiments of the silicon based dielectric precursor may include tetramethylcyclotetrasiloxane (TMCTS), hexamethylcyclotetrasiloxane (HMCTS), octamethylcyclotetrasiloxane (OMCTS), and others.
- the silicon based dielectric precursor will be a cyclic siloxane.
- the cyclic siloxane or other silicon based dielectric precursor may be delivered to the vicinity of a semiconductor wafer 101 where a silicon containing porogen is also delivered. As described above, this may be accomplished through conventional CND or other deposition methods. In this manner, the silicon based dielectric precursor and the silicon containing porogen combine to form the porogen material noted above.
- the silicon containing porogens of the porogen material may include a thermally cleavable organic group.
- the porogen material is thermally activated to release the thermally cleavable organic group, leaving behind a pore 250 such as those shown in Fig. 2.
- Such silicon containing porogens may include carboxylates with alkyl, fluoroalkyl, perfluoroalkyl, cycloalkyl, aryl, fluoroaryl, vinyl, allyl, or other side chains.
- silicon containing porogens may include a thermally cleavable side chain which is a tertiary alkyl group, such as a t-butyl or amyl group.
- the semiconductor wafer 101 is shown on a susceptor 175 of a conventional semiconductor bake oven 170.
- the susceptor 175 heats the semiconductor wafer 101 changing the porogen material into the porous film 100 with substantially uniformly distributed pores 250 as shown in Fig. 2.
- the heat provided by the susceptor 175 may be between about 100°C and about 450°C, preferably below about 400°C.
- the exact temperature applied as well as the amount of time heat is applied are a matter of design choice. For example, where increased porosity and a lower dielectric constant value are paramount, the time and extent of heat application will similarly be higher. However, give the same porogen material, if durability of the semiconductor wafer 101 is at issue, less heat may be applied for a shorter amount of time resulting in a lower level of overall porosity.
- the overall level of porosity to be activated may be particularly tailored by the exact composition of the porogen material itself in addition to parameters such as temperature utilized in activating the porogenesis. Regardless of the degree of porosity formed, the pores 250 will remain substantially uniformly distributed throughout the porous film 100.
- FIG. 4 is a flow chart summarizing embodiments of forming a metal lines 392 in a semiconductor wafer 301 as described in Figs. 3A-3D. Therefore, Fig. 4 is referenced throughout remaining portions of the description as an aid in describing the embodiments referenced in Figs. 3A-3D.
- a semiconductor wafer 301 is shown having a porous film 300 formed on a substrate 310 thereof as indicated at 410 of Fig 4.
- the porous film 300 is formed according to methods described above with reference to Figs. 1 and 2 and includes a substantially uniform porosity and dielectric constant value throughout.
- a chemically resilient photo resist 360 is placed above the porous film 300.
- the photo resist 360 is then patterned as indicted at 430 with a photomasking tool 301 as shown in Fig 3A.
- the photo resist 360 is subject to deterioration upon exposure to certain conditions such as ultraviolet (UN) light.
- the photomasking tool 301 includes UN emitting portions 385 defined and contained by a mask 370. In this manner the photomasking tool 301 may be applied to pattern the photo resist 360 as shown in Fig. 3A.
- Conventional etching techniques may follow the patterning of the photo resist 360. That is, as indicated at 440 of Fig 4., conventional chemical etchants may be delivered to the semiconductor wafer 301 to form trenches 340 in the porous film 300.
- the patterned photo resist 360 protects the porous film 300 where present.
- the patterning described above allows chemical etchants to reach the porous film 300 at certain locations where the trenches 340 are formed.
- the patterned photo resist 360 may be removed as indicated at 450 of Fig 4. This may be achieved for example by further exposure to UN light, leaving the semiconductor wafer 301 as shown in Fig. 3B.
- the semiconductor wafer 301 is metalized as indicated at 460.
- copper, aluminum, or other electrically conductive material may be deposited above the substrate 310 and porous film 300 while filling the trenches 340. This may be achieved by conventional techniques such as CND described above.
- the resulting metal layer 390 remains to be isolated and formed into independent circuit features as described below.
- Fig. 3D the semiconductor wafer 301 is shown following the application of conventional chemical mechanical polishing (CMP) to isolate circuit features in the form of metal lines 392 as indicated at 470 of Fig 4. That is, a chemical slurry is delivered, and a rotating polishing pad applied, to the semiconductor wafer 301 until the metal lines 392 are left isolated by the porous film 300.
- CMP chemical mechanical polishing
- a first pair 398 of metal lines 392 at one location of the semiconductor wafer 301 may be compared to a second pair 399 at another location.
- Each pair 398, 399 includes metal lines 392 separated by porous film 300 of a distance (d). While the pairs 398, 399 are located in entirely different areas of the semiconductor wafer 301, the porous film 300, formed according to methods described herein, is of substantially uniform porosity throughout. [0031] From on portion of the porous film 300 to another, the dielectric constant (k) value remains substantially consistent.
- the dielectric constant (k) value for the first pair 398 of metal lines 392 is substantially equivalent to the dielectric constant value (k) for k ⁇ A the second pair 399.
- capacitance (C) (which is ) is less variable even as the d dielectric constant (k) is lowered by the addition of a porosity.
- Embodiments of the invention include a porous dielectric film having a substantially uniform level of porosity throughout. Although exemplary embodiments describe particular circuit features isolated by a porous film additional embodiments are possible. Many changes, modifications, and substitutions may be made without departing from the spirit and scope of these embodiments.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Formation Of Insulating Films (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2003294408A AU2003294408A1 (en) | 2002-11-21 | 2003-11-19 | Porogen material |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/301,109 | 2002-11-21 | ||
US10/301,109 US7456488B2 (en) | 2002-11-21 | 2002-11-21 | Porogen material |
Publications (3)
Publication Number | Publication Date |
---|---|
WO2004049398A2 true WO2004049398A2 (en) | 2004-06-10 |
WO2004049398A3 WO2004049398A3 (en) | 2005-06-09 |
WO2004049398B1 WO2004049398B1 (en) | 2005-07-14 |
Family
ID=32324473
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2003/037171 WO2004049398A2 (en) | 2002-11-21 | 2003-11-19 | Porogen material |
Country Status (3)
Country | Link |
---|---|
US (2) | US7456488B2 (en) |
AU (1) | AU2003294408A1 (en) |
WO (1) | WO2004049398A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3002262A1 (en) | 2014-10-01 | 2016-04-06 | Heraeus Quarzglas GmbH & Co. KG | Method for the manufacture of synthetic quartz glass with polymerizable polyalkylsiloxane |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6800571B2 (en) * | 1998-09-29 | 2004-10-05 | Applied Materials Inc. | CVD plasma assisted low dielectric constant films |
US6541367B1 (en) * | 2000-01-18 | 2003-04-01 | Applied Materials, Inc. | Very low dielectric constant plasma-enhanced CVD films |
US7108771B2 (en) * | 2001-12-13 | 2006-09-19 | Advanced Technology Materials, Inc. | Method for removal of impurities in cyclic siloxanes useful as precursors for low dielectric constant thin films |
US7456488B2 (en) * | 2002-11-21 | 2008-11-25 | Advanced Technology Materials, Inc. | Porogen material |
US9061317B2 (en) | 2002-04-17 | 2015-06-23 | Air Products And Chemicals, Inc. | Porogens, porogenated precursors and methods for using the same to provide porous organosilica glass films with low dielectric constants |
US8951342B2 (en) | 2002-04-17 | 2015-02-10 | Air Products And Chemicals, Inc. | Methods for using porogens for low k porous organosilica glass films |
US7384471B2 (en) * | 2002-04-17 | 2008-06-10 | Air Products And Chemicals, Inc. | Porogens, porogenated precursors and methods for using the same to provide porous organosilica glass films with low dielectric constants |
US20080268177A1 (en) * | 2002-05-17 | 2008-10-30 | Air Products And Chemicals, Inc. | Porogens, Porogenated Precursors and Methods for Using the Same to Provide Porous Organosilica Glass Films with Low Dielectric Constants |
US6846515B2 (en) * | 2002-04-17 | 2005-01-25 | Air Products And Chemicals, Inc. | Methods for using porogens and/or porogenated precursors to provide porous organosilica glass films with low dielectric constants |
US8293001B2 (en) * | 2002-04-17 | 2012-10-23 | Air Products And Chemicals, Inc. | Porogens, porogenated precursors and methods for using the same to provide porous organosilica glass films with low dielectric constants |
US6936551B2 (en) * | 2002-05-08 | 2005-08-30 | Applied Materials Inc. | Methods and apparatus for E-beam treatment used to fabricate integrated circuit devices |
US6953698B2 (en) * | 2003-06-19 | 2005-10-11 | Agilent Technologies, Inc. | Methods for making microwave circuits |
US7148263B2 (en) * | 2004-07-14 | 2006-12-12 | Honeywell International Inc. | Hybrid inorganic/organic low k dielectric films with improved mechanical strength |
US7132374B2 (en) * | 2004-08-17 | 2006-11-07 | Cecilia Y. Mak | Method for depositing porous films |
US7332445B2 (en) * | 2004-09-28 | 2008-02-19 | Air Products And Chemicals, Inc. | Porous low dielectric constant compositions and methods for making and using same |
US7465652B2 (en) | 2005-08-16 | 2008-12-16 | Sony Corporation | Method of forming a catalyst layer on the barrier layer of a conductive interconnect of a semiconductor device |
US7422975B2 (en) | 2005-08-18 | 2008-09-09 | Sony Corporation | Composite inter-level dielectric structure for an integrated circuit |
US8586468B2 (en) | 2005-08-24 | 2013-11-19 | Sony Corporation | Integrated circuit chip stack employing carbon nanotube interconnects |
US7251799B2 (en) | 2005-08-30 | 2007-07-31 | Sony Corporation | Metal interconnect structure for integrated circuits and a design rule therefor |
US8053375B1 (en) * | 2006-11-03 | 2011-11-08 | Advanced Technology Materials, Inc. | Super-dry reagent compositions for formation of ultra low k films |
US8349746B2 (en) * | 2010-02-23 | 2013-01-08 | Applied Materials, Inc. | Microelectronic structure including a low k dielectric and a method of controlling carbon distribution in the structure |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6528409B1 (en) * | 2002-04-29 | 2003-03-04 | Advanced Micro Devices, Inc. | Interconnect structure formed in porous dielectric material with minimized degradation and electromigration |
US6632531B2 (en) * | 2001-02-15 | 2003-10-14 | Rohm And Haas Company | Porous particles, their aqueous dispersions, and method of preparation |
US6670285B2 (en) * | 2001-03-14 | 2003-12-30 | International Business Machines Corporation | Nitrogen-containing polymers as porogens in the preparation of highly porous, low dielectric constant materials |
Family Cites Families (56)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53998B2 (en) | 1974-01-28 | 1978-01-13 | ||
GB1542963A (en) | 1976-04-08 | 1979-03-28 | Goldschmidt Ag Th | Process for the manufacture of equilibrated mixtures of organopolysiloxanes having organo-sulphonate groups bonded to the silicon |
US4127598A (en) | 1977-02-22 | 1978-11-28 | Mcentee Harry R | Process for removing biphenyls from chlorosilanes |
US4156689A (en) | 1978-02-13 | 1979-05-29 | General Electric Company | Purification of hydrosilanes and siloxanes |
US4347110A (en) * | 1980-07-10 | 1982-08-31 | Scm Corporation | Method for tall oil recovery and apparatus therefor |
US4374110A (en) | 1981-06-15 | 1983-02-15 | Motorola, Inc. | Purification of silicon source materials |
US4755370A (en) | 1982-03-18 | 1988-07-05 | General Electric Company | Purification of silicon halides |
US4670299A (en) | 1984-11-01 | 1987-06-02 | Fujitsu Limited | Preparation of lower alkyl polysilsesquioxane and formation of insulating layer of silylated polymer on electronic circuit board |
US4745169A (en) | 1985-05-10 | 1988-05-17 | Hitachi, Ltd. | Alkali-soluble siloxane polymer, silmethylene polymer, and polyorganosilsesquioxane polymer |
JPH0751634B2 (en) | 1986-10-20 | 1995-06-05 | 東芝シリコ−ン株式会社 | Surface-treated spherical polymethylsilsesquioxane powder |
US4764631A (en) | 1988-01-15 | 1988-08-16 | Dow Corning Corporation | Preparation of cyclopolydiorganosiloxanes via vapor phase rearrangement |
DE3837397A1 (en) | 1988-11-03 | 1990-05-10 | Wacker Chemie Gmbh | NEW ORGANOOLIGOSILSESQUIOXANE |
US5098865A (en) | 1989-11-02 | 1992-03-24 | Machado Jose R | High step coverage silicon oxide thin films |
US5043789A (en) | 1990-03-15 | 1991-08-27 | International Business Machines Corporation | Planarizing silsesquioxane copolymer coating |
US5362328A (en) | 1990-07-06 | 1994-11-08 | Advanced Technology Materials, Inc. | Apparatus and method for delivering reagents in vapor form to a CVD reactor, incorporating a cleaning subsystem |
US5204314A (en) | 1990-07-06 | 1993-04-20 | Advanced Technology Materials, Inc. | Method for delivering an involatile reagent in vapor form to a CVD reactor |
US5711816A (en) | 1990-07-06 | 1998-01-27 | Advanced Technolgy Materials, Inc. | Source reagent liquid delivery apparatus, and chemical vapor deposition system comprising same |
EP0515196A3 (en) | 1991-05-24 | 1993-06-09 | General Electric Company | Method for making silicone polyphenylene ether graft copolymers and products |
US5210250A (en) | 1991-08-28 | 1993-05-11 | Shin-Etsu Chemical Co. Ltd. | Method for decolorizing purification of halogenated silane |
JP2885295B2 (en) | 1991-11-22 | 1999-04-19 | 信越化学工業株式会社 | Purification method of siloxanes |
JP2730427B2 (en) | 1992-09-24 | 1998-03-25 | 信越化学工業株式会社 | Purification method of siloxanes |
US5276173A (en) | 1992-10-05 | 1994-01-04 | Dow Corning Corporation | Method for removal for ionic chloride from hydroxyl-terminated siloxanes |
US5484867A (en) | 1993-08-12 | 1996-01-16 | The University Of Dayton | Process for preparation of polyhedral oligomeric silsesquioxanes and systhesis of polymers containing polyhedral oligomeric silsesqioxane group segments |
BE1010603A3 (en) | 1995-09-08 | 1998-11-03 | Kaneka Corp | Purification process of compounds silane type. |
US5879649A (en) | 1995-12-19 | 1999-03-09 | Corning Incorporated | Method for purifying polyalkylsiloxanes and the resulting products |
EP0931018A4 (en) | 1996-10-08 | 2000-02-23 | Corning Inc | Method of inhibiting gelling of siloxane feedstocks and a gel inhibited feedstock |
JPH11199675A (en) | 1998-01-08 | 1999-07-27 | Shin Etsu Chem Co Ltd | Purification of organosilicon-based polymer |
US6383955B1 (en) * | 1998-02-05 | 2002-05-07 | Asm Japan K.K. | Silicone polymer insulation film on semiconductor substrate and method for forming the film |
US6366359B1 (en) * | 1998-04-09 | 2002-04-02 | Canon Kabushiki Kaisha | Integrated digital television and video printer |
US6147009A (en) | 1998-06-29 | 2000-11-14 | International Business Machines Corporation | Hydrogenated oxidized silicon carbon material |
US6171945B1 (en) | 1998-10-22 | 2001-01-09 | Applied Materials, Inc. | CVD nanoporous silica low dielectric constant films |
US6420441B1 (en) * | 1999-10-01 | 2002-07-16 | Shipley Company, L.L.C. | Porous materials |
US6368359B1 (en) | 1999-12-17 | 2002-04-09 | General Electric Company | Process for stabilization of dry cleaning solutions |
US6331494B1 (en) | 1999-12-30 | 2001-12-18 | Novellus Systems, Inc. | Deposition of low dielectric constant thin film without use of an oxidizer |
US6582673B1 (en) * | 2000-03-17 | 2003-06-24 | University Of Central Florida | Carbon nanotube with a graphitic outer layer: process and application |
US7265062B2 (en) * | 2000-04-04 | 2007-09-04 | Applied Materials, Inc. | Ionic additives for extreme low dielectric constant chemical formulations |
US6495479B1 (en) | 2000-05-05 | 2002-12-17 | Honeywell International, Inc. | Simplified method to produce nanoporous silicon-based films |
US6451712B1 (en) | 2000-12-18 | 2002-09-17 | International Business Machines Corporation | Method for forming a porous dielectric material layer in a semiconductor device and device formed |
US6583048B2 (en) * | 2001-01-17 | 2003-06-24 | Air Products And Chemicals, Inc. | Organosilicon precursors for interlayer dielectric films with low dielectric constants |
US6486082B1 (en) | 2001-06-18 | 2002-11-26 | Applied Materials, Inc. | CVD plasma assisted lower dielectric constant sicoh film |
US7011864B2 (en) * | 2001-09-04 | 2006-03-14 | Tokyo Electron Limited | Film forming apparatus and film forming method |
US6656837B2 (en) * | 2001-10-11 | 2003-12-02 | Applied Materials, Inc. | Method of eliminating photoresist poisoning in damascene applications |
US7108771B2 (en) | 2001-12-13 | 2006-09-19 | Advanced Technology Materials, Inc. | Method for removal of impurities in cyclic siloxanes useful as precursors for low dielectric constant thin films |
US7423166B2 (en) | 2001-12-13 | 2008-09-09 | Advanced Technology Materials, Inc. | Stabilized cyclosiloxanes for use as CVD precursors for low-dielectric constant thin films |
US7456488B2 (en) | 2002-11-21 | 2008-11-25 | Advanced Technology Materials, Inc. | Porogen material |
US7101948B2 (en) | 2001-12-21 | 2006-09-05 | Air Products And Chemicals, Inc. | Stabilizers to inhibit the polymerization of substituted cyclotetrasiloxane |
US6858697B2 (en) | 2001-12-21 | 2005-02-22 | Air Products And Chemicals, Inc. | Stabilizers to inhibit the polymerization of substituted cyclotetrasiloxane |
US7030168B2 (en) * | 2001-12-31 | 2006-04-18 | Advanced Technology Materials, Inc. | Supercritical fluid-assisted deposition of materials on semiconductor substrates |
US6846515B2 (en) * | 2002-04-17 | 2005-01-25 | Air Products And Chemicals, Inc. | Methods for using porogens and/or porogenated precursors to provide porous organosilica glass films with low dielectric constants |
US7384471B2 (en) | 2002-04-17 | 2008-06-10 | Air Products And Chemicals, Inc. | Porogens, porogenated precursors and methods for using the same to provide porous organosilica glass films with low dielectric constants |
US7056560B2 (en) | 2002-05-08 | 2006-06-06 | Applies Materials Inc. | Ultra low dielectric materials based on hybrid system of linear silicon precursor and organic porogen by plasma-enhanced chemical vapor deposition (PECVD) |
US6936551B2 (en) * | 2002-05-08 | 2005-08-30 | Applied Materials Inc. | Methods and apparatus for E-beam treatment used to fabricate integrated circuit devices |
US7060330B2 (en) | 2002-05-08 | 2006-06-13 | Applied Materials, Inc. | Method for forming ultra low k films using electron beam |
JP2004165634A (en) * | 2002-08-15 | 2004-06-10 | Interuniv Micro Electronica Centrum Vzw | Plasma treatment for ald surface treatment |
EP1573086A4 (en) | 2002-09-18 | 2012-10-03 | Air Prod & Chem | Additives to prevent degradation of alkyl-hydrogen siloxanes |
US20040137243A1 (en) * | 2002-10-21 | 2004-07-15 | Massachusetts Institute Of Technology | Chemical vapor deposition of organosilicate thin films |
-
2002
- 2002-11-21 US US10/301,109 patent/US7456488B2/en not_active Expired - Fee Related
-
2003
- 2003-11-19 WO PCT/US2003/037171 patent/WO2004049398A2/en not_active Application Discontinuation
- 2003-11-19 AU AU2003294408A patent/AU2003294408A1/en not_active Abandoned
-
2005
- 2005-03-03 US US11/071,621 patent/US7342295B2/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6632531B2 (en) * | 2001-02-15 | 2003-10-14 | Rohm And Haas Company | Porous particles, their aqueous dispersions, and method of preparation |
US6670285B2 (en) * | 2001-03-14 | 2003-12-30 | International Business Machines Corporation | Nitrogen-containing polymers as porogens in the preparation of highly porous, low dielectric constant materials |
US6528409B1 (en) * | 2002-04-29 | 2003-03-04 | Advanced Micro Devices, Inc. | Interconnect structure formed in porous dielectric material with minimized degradation and electromigration |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3002262A1 (en) | 2014-10-01 | 2016-04-06 | Heraeus Quarzglas GmbH & Co. KG | Method for the manufacture of synthetic quartz glass with polymerizable polyalkylsiloxane |
US9790120B2 (en) | 2014-10-01 | 2017-10-17 | Heraeus Quarzglas Gmbh & Co. Kg | Method for the manufacture of synthetic quartz glass |
Also Published As
Publication number | Publication date |
---|---|
AU2003294408A1 (en) | 2004-06-18 |
WO2004049398B1 (en) | 2005-07-14 |
US7456488B2 (en) | 2008-11-25 |
US20050161763A1 (en) | 2005-07-28 |
US7342295B2 (en) | 2008-03-11 |
AU2003294408A8 (en) | 2004-06-18 |
WO2004049398A3 (en) | 2005-06-09 |
US20040102006A1 (en) | 2004-05-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7342295B2 (en) | Porogen material | |
JP3276963B2 (en) | Method of forming dielectric film on substrate | |
TWI613724B (en) | Method for forming sioch film using organoaminosilane annealing | |
US6147009A (en) | Hydrogenated oxidized silicon carbon material | |
KR100372216B1 (en) | Hydrogen Chamber Secuoxane Flowable Oxides as Interlevel Dielectric Devices for ULSI Circuits of 0.5 and Less Than 0.5 Microns | |
EP1207217B1 (en) | Method of forming an interlayer insulating film | |
US7030468B2 (en) | Low k and ultra low k SiCOH dielectric films and methods to form the same | |
JP5271255B2 (en) | Method for removing damaged dielectric material | |
EP1493182B1 (en) | Tri-layer masking architecture for patterning dual damascene interconnects | |
US7723237B2 (en) | Method for selective removal of damaged multi-stack bilayer films | |
KR100612064B1 (en) | Improved chemical planarization performance for copper/low-k interconnect structures | |
US7557035B1 (en) | Method of forming semiconductor devices by microwave curing of low-k dielectric films | |
KR980012470A (en) | Hydrogen Silsesquioxane Thin Films for Low Capacitance Structures in Integrated Circuits | |
US6953984B2 (en) | Hydrogenated oxidized silicon carbon material | |
US20070190461A1 (en) | Material for forming exposure light-blocking film, multilayer interconnection structure and manufacturing method thereof, and semiconductor device | |
KR102642184B1 (en) | Semiconductor device manufacturing method | |
KR20050102620A (en) | Patterning layers comprised of spin-on ceramic films | |
JP5470687B2 (en) | Silicon compound, ultraviolet absorber, multilayer wiring device manufacturing method, and multilayer wiring device | |
KR20130014608A (en) | Semiconductor device and method for manufacturing the same | |
JP2004235550A (en) | Semiconductor device and its manufacturing method | |
JP2005079307A (en) | Method of forming porous insulating film and manufacturing method of semiconductor device | |
JP2006186003A (en) | Semiconductor device and its manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
B | Later publication of amended claims |
Effective date: 20050516 |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: JP |