WO2004049408A1 - 基板処理システム、塗布現像装置及び基板処理装置 - Google Patents
基板処理システム、塗布現像装置及び基板処理装置 Download PDFInfo
- Publication number
- WO2004049408A1 WO2004049408A1 PCT/JP2003/014673 JP0314673W WO2004049408A1 WO 2004049408 A1 WO2004049408 A1 WO 2004049408A1 JP 0314673 W JP0314673 W JP 0314673W WO 2004049408 A1 WO2004049408 A1 WO 2004049408A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- substrate
- processing
- transfer
- unit
- exposure
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
- H01L21/67161—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers
- H01L21/67178—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers vertical arrangement
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/16—Coating processes; Apparatus therefor
- G03F7/168—Finishing the coated layer, e.g. drying, baking, soaking
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/26—Processing photosensitive materials; Apparatus therefor
- G03F7/30—Imagewise removal using liquid means
- G03F7/3021—Imagewise removal using liquid means from a wafer supported on a rotating chuck
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
- H01L21/67276—Production flow monitoring, e.g. for increasing throughput
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67703—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67763—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading
- H01L21/67778—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading involving loading and unloading of wafers
- H01L21/67781—Batch transfer of wafers
Definitions
- Substrate processing system coating and developing apparatus and substrate processing apparatus
- the substrate is transported from one transport means to another via the processing ribbon.
- the present invention relates to a coating and developing apparatus sequentially transported to a plurality of subsequent processing units by means, and for example, in a coating and developing apparatus for forming a resist film and performing development processing after exposure,
- the present invention relates to a technique for delivering a substrate after exposure from a face portion to an area where development processing is performed.
- resist processing is performed on the substrates using a technique called photolithography.
- a technique called photolithography for example, a resist solution is applied to a semiconductor wafer (hereinafter referred to as a wafer) to form a liquid film on the surface of the wafer, and the resist film is exposed using a photomask and then developed. This is done by a series of steps to obtain the
- FIG. 14 is a schematic plan view showing this system
- FIG. 15 is a schematic side view showing a part of this system
- FIG. 16 is an explanatory view showing the transfer path of wafer W in this apparatus.
- the coating and developing apparatus 1 comprises a carrier placement unit 1A on which a large number of carriers C are placed, a processing program 1B provided in sequence on the back side thereof, and an interface unit 1C. Evening It is connected to the coating and developing apparatus 1 through the ace part 1C.
- a delivery arm 11 is provided in the carrier support 1A for transporting the wafer W in the carrier C to the processing block 1B.
- a main transfer arm 12 having a main transfer arm 12 having a freely movable back and forth and vertically movable and horizontally rotatable, for example, three arms, viewed from the carrier mounting portion 1A
- a heating unit, and a cooling unit which is a high-precision temperature adjustment unit, are stacked in multiple stages on the front side, the left side, and the back side of the frame 1 2 3 1 (1 3 a, 1 3 b, 1 3 c) is placed, and the solution treatment unit 14 including the coating unit (COT) and the developing unit (DEV) is also placed on the right side.
- a hydrophobization processing unit (ADH) and an exposure processing A baker for heat treatment is incorporated.
- a high-precision temperature control unit (CPL), an edge exposure apparatus (WEE) and a buffer cassette (SBU) are provided in the interface 1 C, and these modules may be used among them or each of these modules.
- a transfer arm 15 for transferring the wafer W between the processing block 1 B and the storage 13 c of the processing block 1 B is provided so as to be freely movable back and forth and vertically rotatable in a horizontal direction.
- the delivery arm 15 can also access, for example, the carry-in stage 16 and the carry-out stage 1 provided in the exposure apparatus 1 C.
- the wafer W can be delivered.
- the inside of the carrier C placed on the carrier placement unit 1A The wafer W is carried to the processing design 1B through the delivery arm 11 and coated with the resist solution by the coating unit (COT), and then the wafer portion 1 C, the exposure apparatus 1 D in this order. Is transported and exposed. After exposure, the wafer W is conveyed in the reverse path to the developing unit (DEV) in the processing block 1B and is developed here. Thereafter, the wafer W is returned to the carrier placement unit 1A via the delivery arm 11. Before and after application and development, for example, pretreatment and post-treatment such as heating and cooling are performed on the shelf 13 (13 a, 13 b, 13 c).
- pretreatment and post-treatment such as heating and cooling are performed on the shelf 13 (13 a, 13 b, 13 c).
- the wafer W is pre-programmed to be transported along a predetermined path when subjected to the above processing, and an example of the path is shown with reference to FIG.
- PAB is a pre-loading unit
- PEB is a post-loading unit
- P 0 ST is a post-loading unit (post-development unit).
- the wafer W is transferred from the carrier C into the processing program 1B by the delivery arm 11 and then transferred by the main transfer arm 12 in the order of TRS 1, ADH, COT, PAB, TRS 2 and so on. Then, it is transported by the delivery arm 15 in the order of TRS 2, CPL 3, WEE, S BU and loading stage 16.
- the temperature of the wafer W is actually adjusted after ADH, it is omitted because of space limitations. Then, after the exposure processing by the exposure apparatus 1 D, the wafer W is transferred by the transfer arm 15 in the order of the unloading stage 17 and the TRS 3 by the transfer arm 15 and by the main transfer arm 12 the TRS 3, PEB, CPL, DEV, POST, After being transported in the order of C PL, it is returned into the carrier C by the delivery arm 11.
- a transfer schedule is previously stored in the memory, which defines in advance at which timing each module is to be transferred. Therefore, when the transfer arm 11 and the main transfer arm 12 are called a transfer system, this transfer system According to the transfer schedule, as shown by the dotted line in FIG. 16, the transfer operation is performed in the order of TRS 1, ADH, COT, PAB, TRS 2, TRS 3, PEB, CPL, DEV, POS T, and CPL.
- the transfer schedule as shown by the dotted line in FIG. 16
- the transfer operation is performed in the order of TRS 1, ADH, COT, PAB, TRS 2, TRS 3, PEB, CPL, DEV, POS T, and CPL.
- the coating and developing apparatus take out of the carrier from the carrier (force setting) and convey it to the processing station sequentially. 0093 to 0099).
- the coating and developing apparatus take out of the carrier from the carrier (force setting) and convey it to the processing station sequentially. 0093 to 0099).
- the main transfer arm 12 is performing scheduled transfer, after receiving one wafer after exposure from the TRS 3 and transferring it to the PEB, the wafer can not be returned, so the wafer is exposed. Nevertheless, while waiting for the unloading stage of exposure apparatus 1D, that wafer must wait for the next cycle of the transfer schedule to transfer to PEB.
- the time from the exposure to heating of the wafer becomes longer than that of the other wafers.
- parameters such as exposure time, exposure amount, heating temperature and heating time in (PEB) are set in advance in order to obtain the target line width of the target.
- the expected time is set. For this reason, when the pattern is miniaturized and a chemically amplified resist is used, it is considered that the length of time before heating after heating influences the development result. Therefore, if the elapsed time before heating varies from wafer to wafer after exposure, the uniformity of the line width may be lowered and the yield may be lowered when the line width of the pattern is miniaturized from now on.
- the present invention has been made based on the above circumstances, and the object of the present invention is to treat a substrate with a processing apparatus and then carry out the substrate from one transport means to the other via the processing union.
- an apparatus sequentially transported to a plurality of subsequent processing units by the transport means, in order to make the time until the next processing equal between the substrates after being processed by the processing apparatus, and to prevent retention of the substrates. is there.
- Another object of the present invention is that, after the exposure of the substrate, when passing it through the interface unit to the heating unit, the time until the exposure and the heating can be made uniform among the respective substrates.
- An object of the present invention is to provide a coating and developing apparatus which can prevent the substrate after exposure from staying in the first face portion and can sufficiently exhibit the throughput performance of the exposure apparatus.
- the substrate processed by the processing apparatus is subsequently processed via a transfer processing unit which doubles as a substrate transfer unit between two transfer means.
- n two or more integers transfer processing modules for performing predetermined processing on the substrate processed by the processing apparatus, and the substrate
- one transport cycle is performed by sequentially transporting the substrates placed in each module one by one to transfer the modules to the next module. It is controlled to shift to the next transfer cycle after the transfer cycle is completed, and the substrate is taken out from the transfer processing menu and sequentially transferred to a plurality of subsequent processing runs.
- the second delivery means for delivering the substrate processed by the processing apparatus to the delivery processing tray, and the second delivery means for delivering the substrate.
- the transfer processing unit is Since (m + 1) pieces are vacant, the substrates can be carried into the transfer processing tray by the second transport means without stagnation. Therefore, after processing by the processing apparatus, the time until the next processing can be made uniform between the substrates, and retention of the substrates can be prevented.
- a means is provided to adjust the time from the unloading of the substrate from the processing apparatus to the start of the processing of the substrate by the delivery processing unit so that the time set for the substrate becomes the preset time.
- the time to be set in advance may be adjusted to the case where the substrate transfer time is the longest, but since the retention of the substrate can be avoided, the maximum transfer time can be increased, and smooth transfer can be performed.
- the time until the next processing can be accurately adjusted between the substrates after being processed by the processing apparatus.
- the invention of claim 3 is an application of the invention of claim 1 to a coating and developing apparatus that applies a resist solution and the substrate is exposed by an exposure apparatus and then performs development processing.
- a resist film is formed between the exposure area and the area in which the processing process group to be processed and the processing process group to be developed are installed and the exposure apparatus.
- the first delivery unit for delivering the substrate to the first face unit and the substrate after the exposure are subjected to heat treatment, and n (an integer of 2 or more) heatings serving as the second delivery unit.
- a carrier mounting portion on which a carrier containing a unit and a plurality of substrates is mounted, and each processing member for receiving a substrate from the carrier mounted on the carrier mounting portion, and forming a resist film
- the substrate is transported in the order of the delivery section, and the substrate exposed by the exposure apparatus is received from the heating unit and placed on each processing unit for carrying out development processing, and the carrier placement section.
- transport is carried out in the order of carriers and the place where the substrate is placed is called a module
- it is possible to carry out one transport by sequentially transferring the substrates placed in each module to the next module.
- the first transport means controlled to execute the cycle and to shift to the next transport cycle after the completion of the one transport cycle, and provided on the interface section from the first delivery section.
- a second transport means for receiving the substrate and delivering it to the exposure device and transporting the substrate exposed by the exposure device to the heating unit by one sheet; and when the substrate is carried into the heating unit, A control unit that controls the first transfer means to unload the substrate from the heating unit after the cycle including the transfer cycle being performed at that time (n_m (1 or more and an integer smaller than n)) cycles And are characterized.
- the heating unit comprises a heating plate for heating the substrate, a cooling plate for cooling the substrate heated by the heating plate, and a means for delivering the substrate between the heating plate and the cooling plate. The one provided can be used.
- a substrate processing apparatus is a substrate processing apparatus capable of delivering and receiving a substrate to and from an exposure apparatus, and performing a predetermined process on a plurality of substrates, wherein the first process is performed on the substrate.
- control unit can independently control the first transport mechanism and the second transport mechanism, and, for example, control the second transport mechanism and the exposure apparatus to be synchronized. it can.
- the third processing is performed in the third processing stage, and the exposed substrate is subjected to the third processing even when the unloading of the third processed substrate by the first transport mechanism is not in time. It can be transported to Nitto.
- exposed substrates can be sequentially conveyed to the third processing unit even when the conveyance delay of the first conveyance mechanism is large.
- the first process includes, for example, a process of coating a resist on a substrate
- the second process includes a development process
- the third treatment includes, for example, heat treatment of the exposed substrate.
- control unit is configured to set a number between the number of substrates carried into the third processing unit, the first processing unit, the exposure apparatus, and the third processing unit.
- the sum of the number of substrates being transported by any of the above and the number of substrates being processed by any of the first processing unit and the exposure apparatus is the number of third processing units.
- the transport by the first transport mechanism is controlled so as to unload the substrate carried into the third processing unit.
- there is no space for waiting the exposed substrate in the third processing unit and it is possible to prevent the transportation of the exposed substrate from being delayed.
- the second transport mechanism comprises: A main transport mechanism capable of transporting a substrate to a knit, and an auxiliary transport mechanism capable of receiving a substrate exposed by the exposure device, wherein the control unit transports the substrate by the main transport mechanism and the auxiliary It independently controls the transfer of the substrate by the transfer mechanism.
- the transfer can be shared between the main transfer mechanism and the auxiliary transfer mechanism. That is, for example, when the main transport mechanism transports the first substrate before exposure, the auxiliary transport mechanism can quickly unload the second substrate from the exposure apparatus.
- the standby time of the substrate is constant from the end of exposure by the exposure apparatus to the start of the third processing by the third processing station.
- the substrate processing apparatus further comprises means for controlling the start time of the third processing in the third processing panel after the exposure is completed.
- the third processing can be performed at the same timing after exposure to each substrate, and the line width of the wiring pattern after development can be made uniform.
- the waiting time is a maximum value of time from the end of exposure by the exposure apparatus to the time when the exposed substrate is received by the second transport mechanism, and the exposure time.
- the third processing is performed after the exposure is completed by the exposure apparatus from the sum of the time from the time when the transferred substrate is received by the second transport mechanism to the time when the substrate is transported to the third processing station. It is the time obtained by reducing the actual transport time until it is transported to the unit.
- the maximum value of the time from the end of exposure by the exposure apparatus to the time when the exposed substrate is received by the second transport mechanism can be determined in advance by, for example, the processing time of each processing unit.
- the time from the time when the exposed substrate is received by the second transport mechanism to the time when it is transported to the third processing station may be, for example, the transport speed of the second transport mechanism, the transport distance, etc. It can be determined.
- the waiting time can be obtained by measuring the actual conveyance time.
- at least one of the main transfer mechanism and the auxiliary transfer mechanism is movable integrally with a first transfer member for transferring a substrate and the first transfer member. And a second transport member capable of transporting the substrate.
- the second substrate before exposure is placed on the first transport member and transported. Can. Therefore, the substrate can be put on hold and the other substrate can be transported smoothly. Also, for example, when the exposed substrate is carried out continuously from the exposure apparatus, the exposed substrate is placed on the first transport member and the second transport member to make the substrate stand by. It can transport different substrates smoothly.
- the third processing unit is provided between the exposure apparatus and the third processing unit, and the third processing is started by the third processing unit after the exposure by the exposure apparatus is completed. It also has a standby unit to keep the time until it is fixed. In this way, the exposed substrate is temporarily put on standby, and the time from the end of exposure by the exposure apparatus to the start of the third processing by the third processing unit is constant for each substrate.
- FIG. 1 is a plan view showing an embodiment of a coating and developing apparatus according to the present invention.
- FIG. 2 is a perspective view showing the coating and developing apparatus.
- FIG. 3 is a side view showing the structure of the shelf unit in the substrate processing apparatus.
- FIG. 4 is a plan view showing an example of the heating unit (P E B) forming one stage of the above-mentioned storage unit.
- FIG. 5 is a longitudinal sectional view showing the heating unit (PEB).
- FIG. 6 is a schematic perspective view showing an interface portion in the coating and developing apparatus.
- FIG. 7 is a plan view showing the transfer path of the wafer in the coating and developing apparatus.
- FIG. 8 is a block diagram showing an example of a control unit of the coating and developing apparatus.
- FIG. 9 is an explanatory view showing an example of a transfer schedule created by the control unit.
- FIG. 10 is an explanatory drawing showing an example of a transfer schedule created by the control unit.
- FIG. 11 is an explanatory view showing an example of a transfer schedule in the comparative example.
- FIG. 12 is an explanatory view showing an example of a transfer schedule in the present embodiment for comparison with the comparative example.
- FIG. 13 is a block diagram showing another example of the control unit.
- FIG. 14 is a plan view showing a conventional coating and developing apparatus.
- FIG. 15 is an explanatory view showing a part of a conventional coating and developing apparatus.
- FIG. 16 is a plan view showing the transfer path of the wafer in the conventional coating and developing apparatus.
- FIG. 17 is a flowchart showing control for making the maximum value T max of the transport start delay time constant according to another embodiment.
- Figure 18 shows the relationship between the waiting time, the maximum value of the transfer start delay time, the shortest time, and the actual transfer time.
- FIG. 19 is a schematic perspective view showing the interface part in the coating and developing apparatus of another embodiment.
- FIG. 20 (a plan view showing a transfer path of a wafer in a coating and developing apparatus according to another embodiment. Best Mode for Carrying Out the Invention)
- the resist pattern forming apparatus also represents an embodiment of the coating and developing apparatus according to the present invention, and includes the coating and developing apparatus and an exposure apparatus.
- FIG. 1 is a plan view showing a resist pattern forming apparatus of the present embodiment
- FIG. 2 is a perspective view of the same.
- B 1 is a carrier placing portion for carrying the carrier C in which the wafer W, which is the object to be treated, is tightly stored 13, for example, and a carrier table 21 on which a plurality of carriers C can be placed.
- An opening / closing portion 22 provided on the front wall as viewed from the mounting table 21; and a transfer arm forming part of a first transfer means for taking out the wafer W from the carrier C via the opening / closing portion 22; 2 and 3 are provided.
- On the back side of the carrier setting portion B 1 is connected a processing program B 2 which is surrounded by a case 24. In this processing program B 2 a member of the heating system cooling system is heated sequentially from the front side.
- the main transport mechanism 2 5 (25 A, 25 B), which is a part of the rotatable first transport means, is alternately arranged. That is, the shelves U 1, U 2, U 3 and the main transport mechanism 25 (25 A, 25 B) are arranged in a line in front and back as viewed from the carrier mounting portion B 1 side,
- the wafer W has an opening (not shown) for wafer transfer so that the wafer W can move freely in the processing block B 2 from the shelf U 1 at one end to the shelf U 3 at the other end. It is getting worse.
- the drive of the main transport mechanism 2 5 (25 A, 25 B) is controlled by the controller based on the command from the control unit described later.
- a first transfer means is configured by the transfer arm 23 and the main transfer mechanism 25 (25A, 25B).
- the main transport mechanism 2 5 (2 5 A, 2 5 B) is either the carrier placement unit B 1 or And one side of the rack units U 1, U 2 and U 3 on the front and rear direction, one side of the liquid processing unit U 4 and U 5 on the right side, and the rear side of the left side.
- a plurality of arms for example, three arms, which are placed in a space surrounded by the partition wall 26 and which can move up and down, and which can freely move vertically and horizontally, are provided. These multiple arms are configured to be able to move forward and backward independently.
- a plurality of stages of hydrophobization treatment are provided on the left side of the main transport mechanism 25 A (a position facing the liquid processing unit U 4 across the main transport mechanism 25 A).
- reference numerals 27 and 28 denote temperature / humidity control units equipped with a temperature control device for the processing solution used in each unit, a duct for temperature / humidity control, and the like.
- the liquid processing table U 4 and U 5 may be coated, for example, on a coating unit (C ⁇ T) on a storage unit 29 which provides a space for supplying a chemical solution such as a coating solution (resist solution) And developing units (DEV) are stacked in five stages, for example.
- a coating unit C ⁇ T
- a storage unit 29 which provides a space for supplying a chemical solution such as a coating solution (resist solution)
- DEV developing units
- various types of rackets for performing pretreatment and post-treatment of the treatment performed in the liquid treatment units U4, U5 are stacked in a plurality of stages, for example, 10 stages. It is supposed to be configured.
- illustration of the hydrophobization processing unit (ADH) is omitted in Figure 2 for convenience of drawing.
- a temperature control unit for adjusting the wafer W treated with the hydrophobic treatment unit (ADH) to a predetermined temperature before the application of the resist solution is performed.
- Heating unit (PEB) which is called heat treatment, heating, etc., called heating unit (PEB) and heating unit (PEB)
- a cooling unit (CPL 3) which is a temperature adjustment unit for adjusting the wafer W to a predetermined temperature before development processing, and a post-baking unit, which heats the wafer W after development processing.
- the unit includes a cooling unit (CPL 4) for cooling the wafer W heated by this heating unit (POST).
- Fig. 3 shows an example of these layouts, and for example, 5 stages of heating furniture (PEB) are provided. Note that the layout in Figure 3 is for convenience, and in an actual system, the number of units installed will be determined in consideration of the processing time of each unit. Further, as shown in FIG. 3, for example, the shelves U 1 and U 3 are provided with delivery units (TRS 1) and (TRS 2) each having a delivery table for delivering the wafer W.
- TRS 1 and (TRS 2) each having a delivery table for delivering the wafer W.
- the heating units (PAB) and (POST) both have heating plates and are configured to be accessible from both of the main transport mechanisms 25A and 25B.
- the heating unit (PEB), which heats the wafer W after exposure, includes a heating plate and a cooling plate for removing the rough heat of the wafer W after heating.
- FIG. 4 is a view showing the detailed structure of (PEB).
- a stage 42 is provided in the inside of the case 41, and the front side (right side in the figure) of the stage 42 communicates with the fan 43.
- a ventilating chamber 44 is provided.
- the ventilating chamber 44 vertically penetrates the inside of the shelf unit U 3 and is connected to a temperature control air supply unit (not shown).
- an opening 40 (40a, 40b) for carrying the wafer W in and out is formed on the front side in a portion sandwiching the stage 42, and on the back side
- the refrigerant flow path 46 and the vent hole 147 are formed vertically through. Openings 40 (40a, 40b) can be opened and closed by the evening sun 47, and the main transport mechanism 25B passes through the opening 40a and the main transport 31A passes through the opening 40b. Case 41 It has become accessible within.
- the vent port 1 4 7 is configured to communicate with the inside of the housing 4 1 through a fan 4 8.
- a heating plate 6 provided with a cooling arm 5 on the front side thereof and a heating plate 61 on the rear side thereof is provided.
- the cooling arm 5 includes a main transfer mechanism 25 B or a main transfer portion 31 A, which will be described later, and a heating plate, which enter into the housing 41 through the opening 40 (40 a, 40 b).
- the wafer W has a role of roughly cooling the heated wafer W at the time of transfer (making a rough heat removal).
- the leg 51 is configured to be able to advance and retreat in the Y direction along the guide means 4 9 (see FIG. 4) provided on the stage 4 2. Can be moved from the side position of the opening 40 (40 a, 40 b) to the upper position of the heating plate 6.
- a cooling flow passage (not shown) for flowing temperature control water is provided on the rear surface side of the cooling plate 52.
- the three support pins 54 are provided so as to protrude and sink through the holes 53, and when the support pins 54 are raised, the cooling plate 52 is provided on the cooling plate 52.
- a slit 55 is formed so as to be able to pierce and lift the wafer W.
- an exposure device B4 is connected to the back side of the shelf unit U3 in the processing block B2 via a face portion B3.
- the interface part B 3 will be described below with reference to FIGS. 1, 2 and 6.
- the first face portion B3 is composed of a first transfer chamber 3A and a second transfer chamber 3B provided at the front and back between the processing block B2 and the exposure apparatus B4.
- a main transport unit 3 1 A and an auxiliary transport unit 3 1 B, which make up the second transport means 31, are provided.
- the main transfer portion 31 A is composed of a base 32 which can be moved up and down and which can be rotated about a vertical axis, and an retractable arm 33 provided on the base 32.
- An edge exposure apparatus for selectively exposing only the edge portion of the wafer W on the left side viewed from the carrier placement portion B 1 side with the main transfer portion 31 in the first transfer chamber.
- two buffer cassettes for temporarily accommodating a plurality of, for example, 25 wafers W.
- TRS 3 delivery unit
- CPL 2 high-precision temperature control units
- the transfer arm 23 and the main transport mechanism 25 (25A, 25B), which are the first transport means in the above apparatus, and the second transport means 3 1
- the transfer arm 23 transports the wafer W before processing in the carrier C placed on the carrier placement unit B 1 to the delivery station (TRS 1), and completes development and then cools down (CPL 4).
- CPL 4 has a role of transferring the processed wafer W placed on the carrier C to the carrier C.
- the main transport mechanism 25 (25 A, 25 B) is for the wafer W on the delivery unit (TR S 1) to be treated by hydrophobization (ADH), cooled (CPL 1), coated (COT) Then, it is transported in the order of heating furniture (PAB) delivery furniture (TRS 2), and further, the information processing section B
- Wafer W taken out of 3 and placed in the heating unit (PEB) is cooled by the cooling unit (CPL 3), developing unit (DEV) / heating unit (POST), cooling unit (CPL. 4) It has a role to carry in order of).
- the main transport unit 31A sequentially transports the wafer W before exposure mounted on the delivery unit (TRS 2) to the peripheral exposure unit (WEE), the buffer cassette (SBU), and the high-precision temperature control unit (CPL2). Together with the auxiliary transport unit 3 1B It has a role of transferring the exposed wafer W placed on the transfer unit (TRS 3) to the heating unit (PEB).
- the auxiliary transfer unit 31 B is configured so that the base 34 which can move up and down and around the vertical axis can move in the left and right direction by the function of the guide mechanism 35.
- An arm 36 is provided.
- the auxiliary transfer unit 31 B transfers the wafer W in the high-precision temperature adjustment unit (CPL 2) to the loading stage 37 of the exposure apparatus B 4 and delivers the wafer W on the unloading stage 38 of the exposure apparatus B 4. It has a role to transport to the UNIT (TRS 3).
- the second transport means 31 (31A, 31B) is drive-controlled based on a command from a control unit described later.
- the pattern forming apparatus described above controls the drive control of the main transport mechanism 25 (25 A, 25 B) and the second transport means 31 (31 A, 3 IB) and the control of each processing unit as described above.
- the control unit 7 is provided.
- Fig. 8 shows the configuration of the control unit 7.
- the control unit 7 comprises a CPU (central processing unit), a program, a memory, and so on. It shall be explained.
- reference numeral 70 denotes a bus, to which the recipe storage unit 71, the recipe selection unit 72, the transfer schedule creation unit 73, the first transfer control unit 74, and the second transfer control unit 75 are connected.
- the recipe storage unit 71 is a portion for storing a plurality of recipes in which, for example, a transfer recipe in which a transfer path of the wafer W is recorded, processing conditions to be performed on the wafer W, and the like are recorded.
- the recipe selection unit 72 is a unit for selecting an appropriate one of the recipes stored in the recipe storage unit 71. For example, the number of processed wafers and the type of resist can be input.
- the transfer schedule creation unit 73 determines at which timing and at which timing for all the wafers W in the mouth. It is a part for creating a delivery schedule of contents such as whether to deliver to a knit, and in the present embodiment, the delivery schedule is created in the carrier placement unit B1 and the processing block B2. Specifically, for the section from the carrier C placed in the carrier setting section B 1 to the delivery section (TRS 2) just before the entrance section B 3 in the outward path, the return path is the heating section ( With respect to the section from PEB) to carrier C placed on the carrier placement unit B1, the transport schedule is created by the later described later.
- the first transfer control unit 74 controls the first transfer means (the transfer arm 23 and the main transfer mechanism 25) based on the transfer schedule created by the transfer schedule creating unit 73. .
- the transfer schedule for unloading the wafer W from the heating unit (PEB) is one.
- the first transfer means consisting of the transfer arm 23 and the main transfer mechanism 25 (25A, 25B) is from the inside of the carried carrier C.
- One wafer W is taken out, and one wafer is transferred to the next module while the wafer W placed in the next module is transferred to the next module, and thus the first module example
- the wafer C is transferred from the carrier C and sequentially transferred to the next module after one wafer W, and when transfer to the last module is completed, one phase (cycle) is completed.
- the first module is the module in which the last wafer W is located in the module group present in the transport path, and if there is an unprocessed wafer W in the carrier C, is there.
- the last module is the module in which the first wafer is located in the transport path, for example, the first wafer W has already finished all processing, and the original carrier C is used.
- the carrier C corresponds, but if, for example, the leading wafer W does not reach the carrier C and it is put on the heating unit (POST) after development, for example, the heating unit (POST) corresponds to the last module. .
- the wafer imposing from the heating unit (PEB) is performed at the time of carrying-in.
- the wafer W is unloaded from (PEB) when the number of cycles which is one less than the number of stages of the heating unit (PEB), including the cycle of the transport means, is entered. That is, when the wafer W is carried into the heating unit (PEB), the transfer schedule creation unit 73 performs heating in the phase after the “4” cycle, which is one less than the number of heating stages (PEB) of “5”.
- the wafer W is described at the location of the cooling unit (CPL 3), which is the next module of the uniform (PEB).
- the second transport control unit 75 controls the second transport means 31 (31 A, 31 B).
- the second transfer control unit 75 outputs, for example, a signal indicating that the transfer of the wafer W is possible from the transfer source module and a signal indicating that the transfer of the wafer W is possible to the transfer destination module.
- the second transfer means 31 (31A, 31B) is controlled so that the wafer W is unloaded from the transfer source module to the transfer destination module in the order of output.
- the exposure apparatus corresponds to the processing apparatus of the present invention
- the heating unit (PEB) is a delivery according to the present invention for performing predetermined processing on the substrate processed by the processing apparatus. It corresponds to the treatment process.
- the number of stages “5” of the heating unit (PEB) is n (integer of 2 or more) in the present invention. It corresponds to "n”.
- the batch selection selects a recipe.
- the transfer schedule creating unit 73 transfers the transfer schedule for the first half of all wafers in a lot, for example, as shown in FIG. 9, in this example, for each wafer W1 to W3 in the mouth.
- a transportation schedule is created in the range from the carrier C placed on the carrier mounting portion B 1 to the delivery station (TRS 2).
- FIG. 9 shows the case where ten wafers AO 1 to A 10 are sequentially transported for the sake of convenience, and it is described that each processing unit is one. Also, in FIG. 9, some modules are omitted because all modules will not fit on the page, so for example, cooling unit (CPL 3) may be omitted after the heating unit (PEB) to develop unit (DE). V) is stated. Actually, there are a large number of wafers W, and a plurality of processing units such as ADH, CPL, C 0 T, PAB, etc. are provided. In this case, a plurality of processing units of the same type can be If you identify it as in Figure 10 AD
- the control unit 7 outputs an instruction to each unit while referring to the transfer schedule, and the processing on the wafer W is started.
- the main transport mechanism in the processing block B 2 As shown in Figure 7 by (25 A, 25 B), the transfer unit (TRS 1), hydrophobization processing unit (AI H), coating
- the prescribed processing is performed while being transported in the order of heat treatment (PAT), heat exchange (PAB) and delivery (TRS 2).
- the main transport mechanism 25 (25 A, 25 B) is provided with three arms as described above, for example, the wafer already subjected to hydrophobization treatment is taken out from the hydrophobic or processing unit (ADH), and then the wafer is transferred.
- the next wafer received from the TRS (TRS 1) is carried into the hydrophobization processing unit (ADH), and in this way the wafer W is sequentially sent to the next processing station.
- the wafer W transferred to the transfer station (TRS 2) is subjected to the edge exposure unit (WE E), the notch cassette (SBU) and the cooling unit in the face portion B 3 as described in FIG. It is transported in the order of (CPL 2) and loading stage 37, and is exposed by the exposure apparatus B4. Then, after the exposure processing, the sheet is conveyed from the unloading stage 38 to the heating block (PEB) of the processing block B 2 via the delivery (TRS 3), but the second conveying means 31 (31A, 3)
- the operation of 1 B) is not included in the transfer schedule of the created front half as described above, so it is asynchronous (independent) to transfer arm 23 and main transfer mechanism 25 (25 A, 25 B). Works with).
- the transfer schedule creating unit 73 creates the transfer schedule of the rear half, ie, the return path after the wafer W is transferred to (PEB) in the processing block B2.
- FIG. 16 is a diagram showing the state of being transferred to the heating unit (PE B) after being exposed in B 4 in correspondence with the phase of the transfer schedule, for example, A 0 1 +2 is not only the wafer A 0 but also the subsequent It shows that two wafers (AO 2 and AO 3) are present in the interface area B 3 or the exposure apparatus B 4. For example, as shown in FIG.
- the first wafer A 0 1 is exposed and carried into the heat transfer unit (PEB) by the second transport means 31 of the face portion B 3, and the cycle which the first transport means is executing is then phase phase 10.
- the wafer A 0 1 is carried out by the main conveyance mechanism 25 B which is the first conveyance means at the phase 13 which is four cycles after that including the cycle, the conveyance schedule Is created.
- the unit next to the heating unit (PEB) is actually the cooling unit (CPL 3), but for convenience the developer unit (DEV) is the conveyance destination and AO 1 is described in that column.
- the wafer W is delivered to the cooling plate 52 through the one opening 40 a (see FIG. 4) by the second transfer means, and is delivered from the cooling plate 52 to the heating plate 6 for heating After being processed, the heat is transferred to the cooling plate 52 to remove the crude heat, and then it is carried out through the other opening 40b by the main transport mechanism 25b.
- the number of wafer staying cycles temporarily increases by one from the normal number of staying cycles to 5 cycles, it is within one cycle of the transfer schedule.
- a cycle phase 17 in the example of FIG. 9 in which one wafer is not transported from the exposure apparatus B 4 thereafter, and excess idle heating occurs in that cycle.
- Unit PEB is added. If two wafers are transferred within one cycle of the transfer schedule, there may be a cycle in which no wafer is transferred from the exposure apparatus B 4 before that.
- a plurality of, for example, five (stages) of heating can be used as a delivery unit for delivering the wafer W after exposure from the second transfer means 31 to the main transfer mechanism 25.
- a unit (PEB) is provided, and the cooling plate 52 of the heating plate (PEB) is used to make a first conveyance means, ie, the main conveyance mechanism 25 and the second in the interface section B3. Delivery between the transport means 3 1 and.
- the wafer W placed on the heating chamber (PEB) by the second transfer means 31 is then included in the fourth cycle including the relevant transfer schedule of the first transfer means at that time. That is, the first transport means is controlled such that it is carried out after a cycle number n ⁇ 1, which is one less than the installation number n of heating units (PEB), has elapsed.
- Fig. 11 shows the 5th cycle including the relevant cycle of the transfer schedule being executed by the first transfer means when the wafer is carried into the heating unit (PEB), that is, the heating unit.
- the transfer time between exposure apparatus B 4 and heating unit (PEB) at wafer A 06 becomes longer than that of the other wafers, that is, the elapsed time before heating after exposure becomes longer than that of the other wafers. .
- the wafer A 06 is to stand by in the printing section B 3, the wafer can not be unloaded from the exposure apparatus B 4, and as a result, the operation of the exposure apparatus B 4 must be interrupted. It disappears.
- Fig. 12 shows that after the wafer is carried into the heating unit (P EB) as in the embodiment, the number of cycles "4", which is one less than the number of installed heating stations (PEB), has elapsed. It is a state of conveyance at the time of controlling the 1st conveyance means so that it may be taken out from a heating unit (PEB) after that. In this case, since two heating units (PEB) are vacant, the two wafers AO 5 and AO 6 are both carried into the heating unit (PEB).
- the variation in the elapsed time before heating after exposure is small, and for example, the adverse effect on development can be suppressed for a chemically amplified resist, and the occurrence of unevenness in the line width of the circuit pattern can be suppressed.
- Product yield is improved.
- the present invention it is preferable to determine in advance the maximum time before heating after exposure, and to adjust the time before heating of all wafers in the lot to be uniform.
- Such a method makes sense when transporting as shown in Fig.12, but as shown in Fig.11, with the method of unloading wafers after the same number of cycles as the number of heating stations (PEB) installed, has passed.
- the maximum time must be matched when waiting at interface part B 3 as with wafer AO 6 above.
- the transfer time between the exposure apparatus B 4 and the heating unit (PEB) for all wafers is considerably long and can not be adopted.
- FIG. 13 shows a configuration in which the pre-heating elapsed time adjustment section 76 is provided in the control section 7.
- the pre-heating elapsed time adjustment section 76 has finished exposing the wafer W in the exposure apparatus B4. It includes a program to adjust the elapsed time before heating t to a predetermined time from the time when the ready signal is output to the time when heating of the wafer W is started by the heating bench (PEB).
- the purpose is to make the time t constant for any wafer. Specifically, when the wafer W is placed on the cooling plate 52 of the heating unit (PEB), the time for the wafer W is determined, and only the time obtained by subtracting the time t from the preset time.
- the program is programmed to stand by while being supported by the support pin 54 above the heating plate 6 in the PEB.
- the portion where the wafer W stands by may be on the cooling plate 52 or may be supported by the support pins 54 on the cooling plate 52 side.
- the preset time is, for example, from when the exposure apparatus B 4 outputs an output ready signal assuming various cases until the heating unit (PEB) starts heating the heating unit (PEB). It is the expected maximum time.
- the second transport means 31 of the incubation face portion 1C may be a single transport portion without being divided into the main transport portion 31A and the auxiliary transport portion 31B.
- the installation number n of heating furniture (PEB) is not limited to “5”, and may be “2”, “3”, “4” or “6” or more.
- the carrying cycle of the first carrying means at that time is not limited to being carried out after the (n-1) cycle, including after the (n-2) cycle. It may be taken out, or it may be taken out after the n-3) cycle. That is, in the present invention, m is an integer greater than or equal to 1 and smaller than n. Then, it is intended to take it out of the heating unit (PEB) after (nm – m) cycles.
- the present invention is not limited to the coating and developing apparatus. For example, after a material of an insulating film is coated on a substrate by a processing apparatus, for example, gelation processing is performed by a processing unit for delivery, and then the first transport means is used.
- the present invention can also be applied to a system for taking out and transferring sequentially to a baking processing oven, a curing processing oven, and a substrate unloading unit.
- the first transfer control unit 74 is configured to use a transfer arm 23 as a first transfer mechanism and a main transfer mechanism 2 based on the transfer schedule created by the transfer schedule creating unit 73.
- Control 5 Further, the second conveyance control unit 75 controls the main conveyance unit 31 A and the auxiliary conveyance unit 31 B as the second conveyance mechanism. At this time, conveyance of the transfer unit 23, the main conveyance mechanism 25, the main conveyance unit 31 A, and the auxiliary conveyance unit 31 B is controlled to be independent (asynchronous).
- the second conveyance control unit 75 controls the main conveyance unit 31 A, the auxiliary conveyance unit 31 B, and the exposure device B 4 in synchronization with each other.
- the wafer W may not be unloaded from B 4 for a while. Therefore, the wafer W may be continuously taken out of the exposure apparatus B 4 after completion of the reticle replacement.
- the main transfer portion 31 A and the auxiliary transfer portion 31 B are controlled independently of the transfer arm 23 and the main transfer mechanism 25 A and 25 B. It will be controlled. Therefore, the exposed wafer W can be sequentially transferred to the heating unit (PEB) as n third processing windows by the main transfer portion 31A and the auxiliary transfer portion 31B.
- This allows another exposed wafer to be heated (PEB) even if, for example, the transfer arm 23 and the main transport mechanisms 25A and 25B are not ready for the unloading of the wafer already heated by the heating unit (PEB). Can be transported to Therefore, the wafer W can not be carried out from the exposure apparatus B 4 to the heating unit (PEB), and the exposure apparatus B 4 can be prevented from being dropped.
- n heating furniture (PEB) are provided, for example, exposed wafers can be sequentially transferred to the heating unit (PEB) even when the transfer delay of the main transfer mechanisms 25A and 25B is large. can do.
- the main conveyance unit 31A and the auxiliary conveyance unit 31B shown in FIG. 7 are controlled independently by the second conveyance control unit 75.
- the transfer of the wafer W can be shared between the main transfer unit 31 A and the auxiliary transfer unit 31 B.
- the main transfer unit 31 A transfers the wafer W from the peripheral exposure device (WEE) to the buffer cassette (SBU)
- the wafer W exposed by the exposure device B 4 can be transferred.
- the exposure apparatus B is rapidly exposed to the wafer W by the auxiliary transfer unit 31 B in parallel with the transfer of the wafer W by the main transfer unit 31 A without waiting until the transfer of the main transfer unit 31 A is completed. It can be transported from 4 to the delivery unit (TRS 3).
- T FED Post Exposure Delay Time
- step 1 the control unit 7 performs heating after heating exposure (PEB) after exposure is completed by the exposure apparatus B4. Measure the actual transport time T r actually taken to start.
- PEB heating after heating exposure
- step 2 using the actual transfer time T r measured in step 1, the waiting time T t for causing the wafer W to stand on the cooling plate 52, for example, is calculated using the following formula.
- Wait time Tt (maximum value of transport start delay time T max) + (minimum time T min) 1 (actual transport time Tr)
- FIG. 18 shows the relationship between the waiting time Tt, the maximum value T max of the transfer start delay time, the shortest time T min and the actual transfer time T r.
- the maximum value T max of the transfer start delay time is the maximum value T max of the time during which the wafer W stands by in the exposure apparatus B 4, that is, by the main transfer section 31 after the exposure is completed by the exposure apparatus B 4. It represents the maximum value T max of the time until receipt.
- the shortest time Tmin represents the shortest time required to transfer the wafer W exposed to the main transfer unit 31 A to the heating unit (PEB).
- a maximum value T max table of transfer speed and transfer start delay time is prepared for the maximum value T max of the transfer start delay time.
- the transport speed-maximum value of transport start delay time Tmax table is stored in advance in the control unit 7.
- the transport speed-minimum time Tmi ⁇ ⁇ ⁇ ⁇ table is prepared.
- Conveying speed-minimum time Tmin table is stored in the control unit 7 in advance.
- the waiting time T t can be obtained only by measuring the actual transport time T r.
- the wafer W is allowed to wait in the heating unit (PEB) for the waiting time T t obtained in step 2.
- step 4 the heating process is started on the wafer W in the heating unit (PEB).
- the post-exposure delay time T PED can be made constant for each light W. That is, for the exposed wafer W It is possible to suppress the occurrence of an error in the line width of the pattern between the wafers W by performing the heat treatment at the same timing after the exposure.
- the first transfer control unit 74 includes the number of wafers carried into the heating unit (PEB), the processing block B2, the first face portion B3, the exposure device B4, and the heat processing unit. (PEB), the sum of the number of wafers being processed and the number of wafers being processed by processing block B2, interface section B3 and exposure apparatus B4 is the heating unit.
- the transfer arm 23 and the main transfer mechanism 25 are controlled so as to transfer the wafer carried into the heating unit (PEB) before the number of (PEB) is reached. For example, the case where a wafer is carried into two heating units (PEB) out of five heating units (PEB) shown in FIG. 3 will be described.
- the main transfer mechanism 25 is operated by the heating unit ( Take out the wafer carried into PEB).
- the heating unit PEB
- the main transfer portion 31 A has one arm 33
- the main transfer portion 31 A is a arm as a first transfer member.
- the arm 133 may be provided as a second transfer member above the upper end of the arm.
- the wafer W can be transported from (WEE) to the buffer cassette (SBU). Therefore, the wafer W can be transported smoothly. Also, the exposed wafer W is placed on the arm 33 and the arm 133, and the arm 133 is exposed. It can be used to wait (buffer) for transfer of the fuel W. If at least one of the main transfer unit 31A and the auxiliary transfer unit 31B has the arm 133, the same effect can be obtained.
- the wafer W stands by on, for example, the cooling plate 52 of the heating unit (PEB).
- a standby system of the same configuration as the nozzle cassette (SBU) is used.
- SBU2 standby system of the same configuration as the nozzle cassette
- the wafer W is transferred from the delivery station (TRS 3) by the auxiliary transfer unit 31B to the standby menu (SBU 2), and the main transfer unit 31 A transfers the wafer W from the standby window (SBU 2) to the heating unit. Wafer W is transferred to (PEB).
- the post-exposure delay time T PED can be made constant for each wafer W by waiting the exposed wafer W in the waiting program (SBU 2). Therefore, the exposed wafer W can be subjected to the heat treatment at the same timing to suppress the occurrence of an error in the line width of the pattern between the wafers W.
- the time until the next processing can be made uniform between the substrates after being processed by the processing apparatus, and the retention of the substrates can be prevented.
- the invention applied to a coating / developing apparatus after the substrate is exposed, when it is delivered to the heating unit through the printing unit, the time until it is exposed and then heated is set between the substrates.
- the substrate after exposure can be prevented from staying in one face portion, and the throughput performance of the exposure apparatus can be sufficiently exhibited.
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2003280854A AU2003280854A1 (en) | 2002-11-28 | 2003-11-18 | Wafer processing system, coating/developing apparatus, and wafer processing apparatus |
US10/536,976 US7379785B2 (en) | 2002-11-28 | 2003-11-18 | Substrate processing system, coating/developing apparatus, and substrate processing apparatus |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002346138 | 2002-11-28 | ||
JP2002-346138 | 2002-11-28 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004049408A1 true WO2004049408A1 (ja) | 2004-06-10 |
Family
ID=32376045
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2003/014673 WO2004049408A1 (ja) | 2002-11-28 | 2003-11-18 | 基板処理システム、塗布現像装置及び基板処理装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7379785B2 (ja) |
KR (2) | KR100935291B1 (ja) |
AU (1) | AU2003280854A1 (ja) |
WO (1) | WO2004049408A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8747949B2 (en) * | 2006-04-17 | 2014-06-10 | Tokyo Electron Limited | Coating and developing system, method of controlling coating and developing system and storage medium |
Families Citing this family (318)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100465788C (zh) * | 2003-10-27 | 2009-03-04 | 三星电子株式会社 | 光刻装置 |
US7085677B1 (en) * | 2004-04-19 | 2006-08-01 | Amazon Technologies, Inc. | Automatically identifying incongruous item packages |
JP5008280B2 (ja) * | 2004-11-10 | 2012-08-22 | 株式会社Sokudo | 基板処理装置および基板処理方法 |
JP5154008B2 (ja) * | 2004-11-10 | 2013-02-27 | 株式会社Sokudo | 基板処理装置および基板処理方法 |
JP5154006B2 (ja) * | 2004-12-06 | 2013-02-27 | 株式会社Sokudo | 基板処理装置 |
JP4926433B2 (ja) | 2004-12-06 | 2012-05-09 | 株式会社Sokudo | 基板処理装置および基板処理方法 |
JP5154007B2 (ja) * | 2004-12-06 | 2013-02-27 | 株式会社Sokudo | 基板処理装置 |
JP4955977B2 (ja) * | 2005-01-21 | 2012-06-20 | 東京エレクトロン株式会社 | 塗布、現像装置及びその方法 |
JP4955976B2 (ja) * | 2005-01-21 | 2012-06-20 | 東京エレクトロン株式会社 | 塗布、現像装置及びその方法 |
JP4459831B2 (ja) * | 2005-02-01 | 2010-04-28 | 東京エレクトロン株式会社 | 塗布、現像装置 |
JP2006269497A (ja) * | 2005-03-22 | 2006-10-05 | Olympus Corp | 基板処理装置及び基板収納方法 |
JP4519037B2 (ja) * | 2005-08-31 | 2010-08-04 | 東京エレクトロン株式会社 | 加熱装置及び塗布、現像装置 |
JP4937559B2 (ja) * | 2005-09-14 | 2012-05-23 | 株式会社Sokudo | 基板処理装置および基板処理方法 |
JP4549959B2 (ja) * | 2005-09-14 | 2010-09-22 | 大日本スクリーン製造株式会社 | 基板処理装置 |
JP4761907B2 (ja) | 2005-09-28 | 2011-08-31 | 株式会社Sokudo | 基板処理装置 |
JP4450784B2 (ja) * | 2005-10-19 | 2010-04-14 | 東京エレクトロン株式会社 | 塗布、現像装置及びその方法 |
US7961291B2 (en) * | 2005-12-23 | 2011-06-14 | Asml Netherlands B.V. | Lithographic apparatus and device manufacturing method |
JP2008034746A (ja) * | 2006-07-31 | 2008-02-14 | Tokyo Electron Ltd | 塗布、現像装置、その方法及び記憶媒体 |
JP4999415B2 (ja) | 2006-09-29 | 2012-08-15 | 東京エレクトロン株式会社 | 基板処理装置及び基板処理方法並びに基板処理装置の用力供給装置及び基板処理装置の用力供給方法 |
JP5132920B2 (ja) * | 2006-11-22 | 2013-01-30 | 東京エレクトロン株式会社 | 塗布・現像装置および基板搬送方法、ならびにコンピュータプログラム |
JP5023679B2 (ja) * | 2006-12-05 | 2012-09-12 | 東京エレクトロン株式会社 | 塗布、現像装置及びその方法並びに記憶媒体 |
JP4840168B2 (ja) * | 2007-01-31 | 2011-12-21 | 東京エレクトロン株式会社 | 加熱装置、加熱方法及び記憶媒体 |
DE102007025339A1 (de) * | 2007-05-31 | 2008-12-04 | Advanced Micro Devices, Inc., Sunnyvale | Verfahren und System zum Entfernen leerer Trägerbehälter von Prozessanlagen durch Steuern einer Zuordnung zwischen Steuerungsaufgaben und Trägerbehälter |
US8636458B2 (en) * | 2007-06-06 | 2014-01-28 | Asml Netherlands B.V. | Integrated post-exposure bake track |
JP5001828B2 (ja) * | 2007-12-28 | 2012-08-15 | 株式会社Sokudo | 基板処理装置 |
US10378106B2 (en) | 2008-11-14 | 2019-08-13 | Asm Ip Holding B.V. | Method of forming insulation film by modified PEALD |
JP2010192623A (ja) * | 2009-02-17 | 2010-09-02 | Renesas Electronics Corp | 半導体装置の製造装置、その制御方法、及びその制御プログラム |
JP4751460B2 (ja) * | 2009-02-18 | 2011-08-17 | 東京エレクトロン株式会社 | 基板搬送装置及び基板処理システム |
US9394608B2 (en) | 2009-04-06 | 2016-07-19 | Asm America, Inc. | Semiconductor processing reactor and components thereof |
JP5433290B2 (ja) * | 2009-04-20 | 2014-03-05 | 東京エレクトロン株式会社 | 基板収納方法及び制御装置 |
US8802201B2 (en) | 2009-08-14 | 2014-08-12 | Asm America, Inc. | Systems and methods for thin-film deposition of metal oxides using excited nitrogen-oxygen species |
JP5318005B2 (ja) | 2010-03-10 | 2013-10-16 | 株式会社Sokudo | 基板処理装置、ストッカー装置および基板収納容器の搬送方法 |
JP5392190B2 (ja) * | 2010-06-01 | 2014-01-22 | 東京エレクトロン株式会社 | 基板処理システム及び基板処理方法 |
JP5397399B2 (ja) | 2010-07-09 | 2014-01-22 | 東京エレクトロン株式会社 | 塗布、現像装置 |
JP5408059B2 (ja) | 2010-07-09 | 2014-02-05 | 東京エレクトロン株式会社 | 塗布、現像装置、塗布、現像方法及び記憶媒体 |
JP5490741B2 (ja) * | 2011-03-02 | 2014-05-14 | 東京エレクトロン株式会社 | 基板搬送装置の位置調整方法、及び基板処理装置 |
US9312155B2 (en) | 2011-06-06 | 2016-04-12 | Asm Japan K.K. | High-throughput semiconductor-processing apparatus equipped with multiple dual-chamber modules |
US10364496B2 (en) | 2011-06-27 | 2019-07-30 | Asm Ip Holding B.V. | Dual section module having shared and unshared mass flow controllers |
US10854498B2 (en) | 2011-07-15 | 2020-12-01 | Asm Ip Holding B.V. | Wafer-supporting device and method for producing same |
US20130023129A1 (en) | 2011-07-20 | 2013-01-24 | Asm America, Inc. | Pressure transmitter for a semiconductor processing environment |
US9017481B1 (en) | 2011-10-28 | 2015-04-28 | Asm America, Inc. | Process feed management for semiconductor substrate processing |
US20130123966A1 (en) * | 2011-11-14 | 2013-05-16 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Spatial three-dimensional inline handling system |
NL2010166A (en) | 2012-02-22 | 2013-08-26 | Asml Netherlands Bv | Lithographic apparatus and device manufacturing method. |
US9659799B2 (en) | 2012-08-28 | 2017-05-23 | Asm Ip Holding B.V. | Systems and methods for dynamic semiconductor process scheduling |
US10714315B2 (en) | 2012-10-12 | 2020-07-14 | Asm Ip Holdings B.V. | Semiconductor reaction chamber showerhead |
US9589770B2 (en) | 2013-03-08 | 2017-03-07 | Asm Ip Holding B.V. | Method and systems for in-situ formation of intermediate reactive species |
US9484191B2 (en) | 2013-03-08 | 2016-11-01 | Asm Ip Holding B.V. | Pulsed remote plasma method and system |
US9240412B2 (en) | 2013-09-27 | 2016-01-19 | Asm Ip Holding B.V. | Semiconductor structure and device and methods of forming same using selective epitaxial process |
US10683571B2 (en) | 2014-02-25 | 2020-06-16 | Asm Ip Holding B.V. | Gas supply manifold and method of supplying gases to chamber using same |
US10167557B2 (en) | 2014-03-18 | 2019-01-01 | Asm Ip Holding B.V. | Gas distribution system, reactor including the system, and methods of using the same |
US11015245B2 (en) | 2014-03-19 | 2021-05-25 | Asm Ip Holding B.V. | Gas-phase reactor and system having exhaust plenum and components thereof |
US10858737B2 (en) | 2014-07-28 | 2020-12-08 | Asm Ip Holding B.V. | Showerhead assembly and components thereof |
US9890456B2 (en) | 2014-08-21 | 2018-02-13 | Asm Ip Holding B.V. | Method and system for in situ formation of gas-phase compounds |
US10941490B2 (en) | 2014-10-07 | 2021-03-09 | Asm Ip Holding B.V. | Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same |
US9657845B2 (en) | 2014-10-07 | 2017-05-23 | Asm Ip Holding B.V. | Variable conductance gas distribution apparatus and method |
KR102263121B1 (ko) | 2014-12-22 | 2021-06-09 | 에이에스엠 아이피 홀딩 비.브이. | 반도체 소자 및 그 제조 방법 |
US10529542B2 (en) | 2015-03-11 | 2020-01-07 | Asm Ip Holdings B.V. | Cross-flow reactor and method |
US10276355B2 (en) | 2015-03-12 | 2019-04-30 | Asm Ip Holding B.V. | Multi-zone reactor, system including the reactor, and method of using the same |
US10458018B2 (en) | 2015-06-26 | 2019-10-29 | Asm Ip Holding B.V. | Structures including metal carbide material, devices including the structures, and methods of forming same |
US10600673B2 (en) | 2015-07-07 | 2020-03-24 | Asm Ip Holding B.V. | Magnetic susceptor to baseplate seal |
US9960072B2 (en) | 2015-09-29 | 2018-05-01 | Asm Ip Holding B.V. | Variable adjustment for precise matching of multiple chamber cavity housings |
US10211308B2 (en) | 2015-10-21 | 2019-02-19 | Asm Ip Holding B.V. | NbMC layers |
US10322384B2 (en) | 2015-11-09 | 2019-06-18 | Asm Ip Holding B.V. | Counter flow mixer for process chamber |
US11139308B2 (en) | 2015-12-29 | 2021-10-05 | Asm Ip Holding B.V. | Atomic layer deposition of III-V compounds to form V-NAND devices |
US10468251B2 (en) | 2016-02-19 | 2019-11-05 | Asm Ip Holding B.V. | Method for forming spacers using silicon nitride film for spacer-defined multiple patterning |
US10529554B2 (en) | 2016-02-19 | 2020-01-07 | Asm Ip Holding B.V. | Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches |
US10501866B2 (en) | 2016-03-09 | 2019-12-10 | Asm Ip Holding B.V. | Gas distribution apparatus for improved film uniformity in an epitaxial system |
US10343920B2 (en) | 2016-03-18 | 2019-07-09 | Asm Ip Holding B.V. | Aligned carbon nanotubes |
US9892913B2 (en) | 2016-03-24 | 2018-02-13 | Asm Ip Holding B.V. | Radial and thickness control via biased multi-port injection settings |
US10190213B2 (en) | 2016-04-21 | 2019-01-29 | Asm Ip Holding B.V. | Deposition of metal borides |
US10865475B2 (en) | 2016-04-21 | 2020-12-15 | Asm Ip Holding B.V. | Deposition of metal borides and silicides |
US10032628B2 (en) | 2016-05-02 | 2018-07-24 | Asm Ip Holding B.V. | Source/drain performance through conformal solid state doping |
US10367080B2 (en) | 2016-05-02 | 2019-07-30 | Asm Ip Holding B.V. | Method of forming a germanium oxynitride film |
KR102592471B1 (ko) | 2016-05-17 | 2023-10-20 | 에이에스엠 아이피 홀딩 비.브이. | 금속 배선 형성 방법 및 이를 이용한 반도체 장치의 제조 방법 |
US11453943B2 (en) | 2016-05-25 | 2022-09-27 | Asm Ip Holding B.V. | Method for forming carbon-containing silicon/metal oxide or nitride film by ALD using silicon precursor and hydrocarbon precursor |
US10388509B2 (en) | 2016-06-28 | 2019-08-20 | Asm Ip Holding B.V. | Formation of epitaxial layers via dislocation filtering |
US10612137B2 (en) | 2016-07-08 | 2020-04-07 | Asm Ip Holdings B.V. | Organic reactants for atomic layer deposition |
US9859151B1 (en) | 2016-07-08 | 2018-01-02 | Asm Ip Holding B.V. | Selective film deposition method to form air gaps |
US10714385B2 (en) | 2016-07-19 | 2020-07-14 | Asm Ip Holding B.V. | Selective deposition of tungsten |
KR102354490B1 (ko) | 2016-07-27 | 2022-01-21 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 방법 |
US9887082B1 (en) | 2016-07-28 | 2018-02-06 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
US10395919B2 (en) | 2016-07-28 | 2019-08-27 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
KR102532607B1 (ko) | 2016-07-28 | 2023-05-15 | 에이에스엠 아이피 홀딩 비.브이. | 기판 가공 장치 및 그 동작 방법 |
US9812320B1 (en) | 2016-07-28 | 2017-11-07 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
KR102613349B1 (ko) | 2016-08-25 | 2023-12-14 | 에이에스엠 아이피 홀딩 비.브이. | 배기 장치 및 이를 이용한 기판 가공 장치와 박막 제조 방법 |
US10410943B2 (en) | 2016-10-13 | 2019-09-10 | Asm Ip Holding B.V. | Method for passivating a surface of a semiconductor and related systems |
US10643826B2 (en) | 2016-10-26 | 2020-05-05 | Asm Ip Holdings B.V. | Methods for thermally calibrating reaction chambers |
US11532757B2 (en) | 2016-10-27 | 2022-12-20 | Asm Ip Holding B.V. | Deposition of charge trapping layers |
US10435790B2 (en) | 2016-11-01 | 2019-10-08 | Asm Ip Holding B.V. | Method of subatmospheric plasma-enhanced ALD using capacitively coupled electrodes with narrow gap |
US10643904B2 (en) | 2016-11-01 | 2020-05-05 | Asm Ip Holdings B.V. | Methods for forming a semiconductor device and related semiconductor device structures |
US10714350B2 (en) | 2016-11-01 | 2020-07-14 | ASM IP Holdings, B.V. | Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures |
US10229833B2 (en) | 2016-11-01 | 2019-03-12 | Asm Ip Holding B.V. | Methods for forming a transition metal nitride film on a substrate by atomic layer deposition and related semiconductor device structures |
US10134757B2 (en) | 2016-11-07 | 2018-11-20 | Asm Ip Holding B.V. | Method of processing a substrate and a device manufactured by using the method |
KR102546317B1 (ko) | 2016-11-15 | 2023-06-21 | 에이에스엠 아이피 홀딩 비.브이. | 기체 공급 유닛 및 이를 포함하는 기판 처리 장치 |
US10340135B2 (en) | 2016-11-28 | 2019-07-02 | Asm Ip Holding B.V. | Method of topologically restricted plasma-enhanced cyclic deposition of silicon or metal nitride |
KR20180068582A (ko) | 2016-12-14 | 2018-06-22 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 장치 |
US11581186B2 (en) | 2016-12-15 | 2023-02-14 | Asm Ip Holding B.V. | Sequential infiltration synthesis apparatus |
US11447861B2 (en) | 2016-12-15 | 2022-09-20 | Asm Ip Holding B.V. | Sequential infiltration synthesis apparatus and a method of forming a patterned structure |
KR20180070971A (ko) | 2016-12-19 | 2018-06-27 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 장치 |
US10269558B2 (en) | 2016-12-22 | 2019-04-23 | Asm Ip Holding B.V. | Method of forming a structure on a substrate |
US10867788B2 (en) | 2016-12-28 | 2020-12-15 | Asm Ip Holding B.V. | Method of forming a structure on a substrate |
US10655221B2 (en) | 2017-02-09 | 2020-05-19 | Asm Ip Holding B.V. | Method for depositing oxide film by thermal ALD and PEALD |
US10468261B2 (en) | 2017-02-15 | 2019-11-05 | Asm Ip Holding B.V. | Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures |
US10283353B2 (en) | 2017-03-29 | 2019-05-07 | Asm Ip Holding B.V. | Method of reforming insulating film deposited on substrate with recess pattern |
US10529563B2 (en) | 2017-03-29 | 2020-01-07 | Asm Ip Holdings B.V. | Method for forming doped metal oxide films on a substrate by cyclical deposition and related semiconductor device structures |
KR102457289B1 (ko) | 2017-04-25 | 2022-10-21 | 에이에스엠 아이피 홀딩 비.브이. | 박막 증착 방법 및 반도체 장치의 제조 방법 |
US10770286B2 (en) | 2017-05-08 | 2020-09-08 | Asm Ip Holdings B.V. | Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures |
US10446393B2 (en) | 2017-05-08 | 2019-10-15 | Asm Ip Holding B.V. | Methods for forming silicon-containing epitaxial layers and related semiconductor device structures |
US10892156B2 (en) | 2017-05-08 | 2021-01-12 | Asm Ip Holding B.V. | Methods for forming a silicon nitride film on a substrate and related semiconductor device structures |
US10504742B2 (en) | 2017-05-31 | 2019-12-10 | Asm Ip Holding B.V. | Method of atomic layer etching using hydrogen plasma |
US10886123B2 (en) | 2017-06-02 | 2021-01-05 | Asm Ip Holding B.V. | Methods for forming low temperature semiconductor layers and related semiconductor device structures |
US11306395B2 (en) | 2017-06-28 | 2022-04-19 | Asm Ip Holding B.V. | Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus |
US10685834B2 (en) | 2017-07-05 | 2020-06-16 | Asm Ip Holdings B.V. | Methods for forming a silicon germanium tin layer and related semiconductor device structures |
KR20190009245A (ko) | 2017-07-18 | 2019-01-28 | 에이에스엠 아이피 홀딩 비.브이. | 반도체 소자 구조물 형성 방법 및 관련된 반도체 소자 구조물 |
US11374112B2 (en) | 2017-07-19 | 2022-06-28 | Asm Ip Holding B.V. | Method for depositing a group IV semiconductor and related semiconductor device structures |
US11018002B2 (en) | 2017-07-19 | 2021-05-25 | Asm Ip Holding B.V. | Method for selectively depositing a Group IV semiconductor and related semiconductor device structures |
US10541333B2 (en) | 2017-07-19 | 2020-01-21 | Asm Ip Holding B.V. | Method for depositing a group IV semiconductor and related semiconductor device structures |
US10590535B2 (en) | 2017-07-26 | 2020-03-17 | Asm Ip Holdings B.V. | Chemical treatment, deposition and/or infiltration apparatus and method for using the same |
US10605530B2 (en) | 2017-07-26 | 2020-03-31 | Asm Ip Holding B.V. | Assembly of a liner and a flange for a vertical furnace as well as the liner and the vertical furnace |
US10312055B2 (en) | 2017-07-26 | 2019-06-04 | Asm Ip Holding B.V. | Method of depositing film by PEALD using negative bias |
US10770336B2 (en) | 2017-08-08 | 2020-09-08 | Asm Ip Holding B.V. | Substrate lift mechanism and reactor including same |
US10692741B2 (en) | 2017-08-08 | 2020-06-23 | Asm Ip Holdings B.V. | Radiation shield |
US10249524B2 (en) | 2017-08-09 | 2019-04-02 | Asm Ip Holding B.V. | Cassette holder assembly for a substrate cassette and holding member for use in such assembly |
US11769682B2 (en) | 2017-08-09 | 2023-09-26 | Asm Ip Holding B.V. | Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith |
US11139191B2 (en) | 2017-08-09 | 2021-10-05 | Asm Ip Holding B.V. | Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith |
USD900036S1 (en) | 2017-08-24 | 2020-10-27 | Asm Ip Holding B.V. | Heater electrical connector and adapter |
US11830730B2 (en) | 2017-08-29 | 2023-11-28 | Asm Ip Holding B.V. | Layer forming method and apparatus |
US11056344B2 (en) | 2017-08-30 | 2021-07-06 | Asm Ip Holding B.V. | Layer forming method |
US11295980B2 (en) | 2017-08-30 | 2022-04-05 | Asm Ip Holding B.V. | Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures |
KR102491945B1 (ko) | 2017-08-30 | 2023-01-26 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 장치 |
US10607895B2 (en) | 2017-09-18 | 2020-03-31 | Asm Ip Holdings B.V. | Method for forming a semiconductor device structure comprising a gate fill metal |
KR102630301B1 (ko) | 2017-09-21 | 2024-01-29 | 에이에스엠 아이피 홀딩 비.브이. | 침투성 재료의 순차 침투 합성 방법 처리 및 이를 이용하여 형성된 구조물 및 장치 |
US10844484B2 (en) | 2017-09-22 | 2020-11-24 | Asm Ip Holding B.V. | Apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods |
US10658205B2 (en) | 2017-09-28 | 2020-05-19 | Asm Ip Holdings B.V. | Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber |
US10403504B2 (en) | 2017-10-05 | 2019-09-03 | Asm Ip Holding B.V. | Method for selectively depositing a metallic film on a substrate |
US10319588B2 (en) | 2017-10-10 | 2019-06-11 | Asm Ip Holding B.V. | Method for depositing a metal chalcogenide on a substrate by cyclical deposition |
US10923344B2 (en) | 2017-10-30 | 2021-02-16 | Asm Ip Holding B.V. | Methods for forming a semiconductor structure and related semiconductor structures |
US10910262B2 (en) | 2017-11-16 | 2021-02-02 | Asm Ip Holding B.V. | Method of selectively depositing a capping layer structure on a semiconductor device structure |
KR102443047B1 (ko) | 2017-11-16 | 2022-09-14 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 장치 방법 및 그에 의해 제조된 장치 |
US11022879B2 (en) | 2017-11-24 | 2021-06-01 | Asm Ip Holding B.V. | Method of forming an enhanced unexposed photoresist layer |
US11639811B2 (en) | 2017-11-27 | 2023-05-02 | Asm Ip Holding B.V. | Apparatus including a clean mini environment |
CN111316417B (zh) | 2017-11-27 | 2023-12-22 | 阿斯莫Ip控股公司 | 与批式炉偕同使用的用于储存晶圆匣的储存装置 |
US10290508B1 (en) | 2017-12-05 | 2019-05-14 | Asm Ip Holding B.V. | Method for forming vertical spacers for spacer-defined patterning |
US10872771B2 (en) | 2018-01-16 | 2020-12-22 | Asm Ip Holding B. V. | Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures |
TW202325889A (zh) | 2018-01-19 | 2023-07-01 | 荷蘭商Asm 智慧財產控股公司 | 沈積方法 |
CN111630203A (zh) | 2018-01-19 | 2020-09-04 | Asm Ip私人控股有限公司 | 通过等离子体辅助沉积来沉积间隙填充层的方法 |
USD903477S1 (en) | 2018-01-24 | 2020-12-01 | Asm Ip Holdings B.V. | Metal clamp |
US11018047B2 (en) | 2018-01-25 | 2021-05-25 | Asm Ip Holding B.V. | Hybrid lift pin |
USD880437S1 (en) | 2018-02-01 | 2020-04-07 | Asm Ip Holding B.V. | Gas supply plate for semiconductor manufacturing apparatus |
US10535516B2 (en) | 2018-02-01 | 2020-01-14 | Asm Ip Holdings B.V. | Method for depositing a semiconductor structure on a surface of a substrate and related semiconductor structures |
US11081345B2 (en) | 2018-02-06 | 2021-08-03 | Asm Ip Holding B.V. | Method of post-deposition treatment for silicon oxide film |
US10896820B2 (en) | 2018-02-14 | 2021-01-19 | Asm Ip Holding B.V. | Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process |
CN116732497A (zh) | 2018-02-14 | 2023-09-12 | Asm Ip私人控股有限公司 | 通过循环沉积工艺在衬底上沉积含钌膜的方法 |
US10731249B2 (en) | 2018-02-15 | 2020-08-04 | Asm Ip Holding B.V. | Method of forming a transition metal containing film on a substrate by a cyclical deposition process, a method for supplying a transition metal halide compound to a reaction chamber, and related vapor deposition apparatus |
KR102636427B1 (ko) | 2018-02-20 | 2024-02-13 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 방법 및 장치 |
US10658181B2 (en) | 2018-02-20 | 2020-05-19 | Asm Ip Holding B.V. | Method of spacer-defined direct patterning in semiconductor fabrication |
US10975470B2 (en) | 2018-02-23 | 2021-04-13 | Asm Ip Holding B.V. | Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment |
US11473195B2 (en) | 2018-03-01 | 2022-10-18 | Asm Ip Holding B.V. | Semiconductor processing apparatus and a method for processing a substrate |
US11629406B2 (en) | 2018-03-09 | 2023-04-18 | Asm Ip Holding B.V. | Semiconductor processing apparatus comprising one or more pyrometers for measuring a temperature of a substrate during transfer of the substrate |
US11114283B2 (en) | 2018-03-16 | 2021-09-07 | Asm Ip Holding B.V. | Reactor, system including the reactor, and methods of manufacturing and using same |
KR102646467B1 (ko) | 2018-03-27 | 2024-03-11 | 에이에스엠 아이피 홀딩 비.브이. | 기판 상에 전극을 형성하는 방법 및 전극을 포함하는 반도체 소자 구조 |
US11088002B2 (en) | 2018-03-29 | 2021-08-10 | Asm Ip Holding B.V. | Substrate rack and a substrate processing system and method |
US11230766B2 (en) | 2018-03-29 | 2022-01-25 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
US10510536B2 (en) | 2018-03-29 | 2019-12-17 | Asm Ip Holding B.V. | Method of depositing a co-doped polysilicon film on a surface of a substrate within a reaction chamber |
KR102501472B1 (ko) | 2018-03-30 | 2023-02-20 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 방법 |
TWI811348B (zh) | 2018-05-08 | 2023-08-11 | 荷蘭商Asm 智慧財產控股公司 | 藉由循環沉積製程於基板上沉積氧化物膜之方法及相關裝置結構 |
TW202349473A (zh) | 2018-05-11 | 2023-12-16 | 荷蘭商Asm Ip私人控股有限公司 | 用於基板上形成摻雜金屬碳化物薄膜之方法及相關半導體元件結構 |
KR102596988B1 (ko) | 2018-05-28 | 2023-10-31 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 방법 및 그에 의해 제조된 장치 |
TW202013553A (zh) | 2018-06-04 | 2020-04-01 | 荷蘭商Asm 智慧財產控股公司 | 水氣降低的晶圓處置腔室 |
US11718913B2 (en) | 2018-06-04 | 2023-08-08 | Asm Ip Holding B.V. | Gas distribution system and reactor system including same |
US11286562B2 (en) | 2018-06-08 | 2022-03-29 | Asm Ip Holding B.V. | Gas-phase chemical reactor and method of using same |
KR102568797B1 (ko) | 2018-06-21 | 2023-08-21 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 시스템 |
US10797133B2 (en) | 2018-06-21 | 2020-10-06 | Asm Ip Holding B.V. | Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures |
US10698392B2 (en) * | 2018-06-22 | 2020-06-30 | Applied Materials, Inc. | Using graphics processing unit for substrate routing and throughput modeling |
KR20210027265A (ko) | 2018-06-27 | 2021-03-10 | 에이에스엠 아이피 홀딩 비.브이. | 금속 함유 재료를 형성하기 위한 주기적 증착 방법 및 금속 함유 재료를 포함하는 막 및 구조체 |
WO2020002995A1 (en) | 2018-06-27 | 2020-01-02 | Asm Ip Holding B.V. | Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material |
US10612136B2 (en) | 2018-06-29 | 2020-04-07 | ASM IP Holding, B.V. | Temperature-controlled flange and reactor system including same |
KR20200002519A (ko) | 2018-06-29 | 2020-01-08 | 에이에스엠 아이피 홀딩 비.브이. | 박막 증착 방법 및 반도체 장치의 제조 방법 |
US10388513B1 (en) | 2018-07-03 | 2019-08-20 | Asm Ip Holding B.V. | Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition |
US10755922B2 (en) | 2018-07-03 | 2020-08-25 | Asm Ip Holding B.V. | Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition |
US10767789B2 (en) | 2018-07-16 | 2020-09-08 | Asm Ip Holding B.V. | Diaphragm valves, valve components, and methods for forming valve components |
US10483099B1 (en) | 2018-07-26 | 2019-11-19 | Asm Ip Holding B.V. | Method for forming thermally stable organosilicon polymer film |
US11053591B2 (en) | 2018-08-06 | 2021-07-06 | Asm Ip Holding B.V. | Multi-port gas injection system and reactor system including same |
US10883175B2 (en) | 2018-08-09 | 2021-01-05 | Asm Ip Holding B.V. | Vertical furnace for processing substrates and a liner for use therein |
US10829852B2 (en) | 2018-08-16 | 2020-11-10 | Asm Ip Holding B.V. | Gas distribution device for a wafer processing apparatus |
US11430674B2 (en) | 2018-08-22 | 2022-08-30 | Asm Ip Holding B.V. | Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods |
US11024523B2 (en) | 2018-09-11 | 2021-06-01 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
KR20200030162A (ko) | 2018-09-11 | 2020-03-20 | 에이에스엠 아이피 홀딩 비.브이. | 박막 증착 방법 |
US11049751B2 (en) | 2018-09-14 | 2021-06-29 | Asm Ip Holding B.V. | Cassette supply system to store and handle cassettes and processing apparatus equipped therewith |
CN110970344A (zh) | 2018-10-01 | 2020-04-07 | Asm Ip控股有限公司 | 衬底保持设备、包含所述设备的系统及其使用方法 |
US11232963B2 (en) | 2018-10-03 | 2022-01-25 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
KR102592699B1 (ko) | 2018-10-08 | 2023-10-23 | 에이에스엠 아이피 홀딩 비.브이. | 기판 지지 유닛 및 이를 포함하는 박막 증착 장치와 기판 처리 장치 |
US10847365B2 (en) | 2018-10-11 | 2020-11-24 | Asm Ip Holding B.V. | Method of forming conformal silicon carbide film by cyclic CVD |
US10811256B2 (en) | 2018-10-16 | 2020-10-20 | Asm Ip Holding B.V. | Method for etching a carbon-containing feature |
KR102546322B1 (ko) | 2018-10-19 | 2023-06-21 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 장치 및 기판 처리 방법 |
KR102605121B1 (ko) | 2018-10-19 | 2023-11-23 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 장치 및 기판 처리 방법 |
USD948463S1 (en) | 2018-10-24 | 2022-04-12 | Asm Ip Holding B.V. | Susceptor for semiconductor substrate supporting apparatus |
US10381219B1 (en) | 2018-10-25 | 2019-08-13 | Asm Ip Holding B.V. | Methods for forming a silicon nitride film |
US11087997B2 (en) | 2018-10-31 | 2021-08-10 | Asm Ip Holding B.V. | Substrate processing apparatus for processing substrates |
KR20200051105A (ko) | 2018-11-02 | 2020-05-13 | 에이에스엠 아이피 홀딩 비.브이. | 기판 지지 유닛 및 이를 포함하는 기판 처리 장치 |
US11572620B2 (en) | 2018-11-06 | 2023-02-07 | Asm Ip Holding B.V. | Methods for selectively depositing an amorphous silicon film on a substrate |
US11031242B2 (en) | 2018-11-07 | 2021-06-08 | Asm Ip Holding B.V. | Methods for depositing a boron doped silicon germanium film |
US10847366B2 (en) | 2018-11-16 | 2020-11-24 | Asm Ip Holding B.V. | Methods for depositing a transition metal chalcogenide film on a substrate by a cyclical deposition process |
US10818758B2 (en) | 2018-11-16 | 2020-10-27 | Asm Ip Holding B.V. | Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures |
US10559458B1 (en) | 2018-11-26 | 2020-02-11 | Asm Ip Holding B.V. | Method of forming oxynitride film |
US11217444B2 (en) | 2018-11-30 | 2022-01-04 | Asm Ip Holding B.V. | Method for forming an ultraviolet radiation responsive metal oxide-containing film |
KR102636428B1 (ko) | 2018-12-04 | 2024-02-13 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 장치를 세정하는 방법 |
US11158513B2 (en) | 2018-12-13 | 2021-10-26 | Asm Ip Holding B.V. | Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures |
TW202037745A (zh) | 2018-12-14 | 2020-10-16 | 荷蘭商Asm Ip私人控股有限公司 | 形成裝置結構之方法、其所形成之結構及施行其之系統 |
TWI819180B (zh) | 2019-01-17 | 2023-10-21 | 荷蘭商Asm 智慧財產控股公司 | 藉由循環沈積製程於基板上形成含過渡金屬膜之方法 |
KR20200091543A (ko) | 2019-01-22 | 2020-07-31 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 장치 |
CN111524788B (zh) | 2019-02-01 | 2023-11-24 | Asm Ip私人控股有限公司 | 氧化硅的拓扑选择性膜形成的方法 |
KR102638425B1 (ko) | 2019-02-20 | 2024-02-21 | 에이에스엠 아이피 홀딩 비.브이. | 기판 표면 내에 형성된 오목부를 충진하기 위한 방법 및 장치 |
KR102626263B1 (ko) | 2019-02-20 | 2024-01-16 | 에이에스엠 아이피 홀딩 비.브이. | 처리 단계를 포함하는 주기적 증착 방법 및 이를 위한 장치 |
TW202104632A (zh) | 2019-02-20 | 2021-02-01 | 荷蘭商Asm Ip私人控股有限公司 | 用來填充形成於基材表面內之凹部的循環沉積方法及設備 |
KR20200102357A (ko) | 2019-02-20 | 2020-08-31 | 에이에스엠 아이피 홀딩 비.브이. | 3-d nand 응용의 플러그 충진체 증착용 장치 및 방법 |
TW202100794A (zh) | 2019-02-22 | 2021-01-01 | 荷蘭商Asm Ip私人控股有限公司 | 基材處理設備及處理基材之方法 |
KR20200108243A (ko) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | SiOC 층을 포함한 구조체 및 이의 형성 방법 |
KR20200108242A (ko) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | 실리콘 질화물 층을 선택적으로 증착하는 방법, 및 선택적으로 증착된 실리콘 질화물 층을 포함하는 구조체 |
US11742198B2 (en) | 2019-03-08 | 2023-08-29 | Asm Ip Holding B.V. | Structure including SiOCN layer and method of forming same |
KR20200116033A (ko) | 2019-03-28 | 2020-10-08 | 에이에스엠 아이피 홀딩 비.브이. | 도어 개방기 및 이를 구비한 기판 처리 장치 |
KR20200116855A (ko) | 2019-04-01 | 2020-10-13 | 에이에스엠 아이피 홀딩 비.브이. | 반도체 소자를 제조하는 방법 |
KR20200123380A (ko) | 2019-04-19 | 2020-10-29 | 에이에스엠 아이피 홀딩 비.브이. | 층 형성 방법 및 장치 |
KR20200125453A (ko) | 2019-04-24 | 2020-11-04 | 에이에스엠 아이피 홀딩 비.브이. | 기상 반응기 시스템 및 이를 사용하는 방법 |
KR20200130118A (ko) | 2019-05-07 | 2020-11-18 | 에이에스엠 아이피 홀딩 비.브이. | 비정질 탄소 중합체 막을 개질하는 방법 |
KR20200130121A (ko) | 2019-05-07 | 2020-11-18 | 에이에스엠 아이피 홀딩 비.브이. | 딥 튜브가 있는 화학물질 공급원 용기 |
KR20200130652A (ko) | 2019-05-10 | 2020-11-19 | 에이에스엠 아이피 홀딩 비.브이. | 표면 상에 재료를 증착하는 방법 및 본 방법에 따라 형성된 구조 |
JP2020188255A (ja) | 2019-05-16 | 2020-11-19 | エーエスエム アイピー ホールディング ビー.ブイ. | ウェハボートハンドリング装置、縦型バッチ炉および方法 |
USD947913S1 (en) | 2019-05-17 | 2022-04-05 | Asm Ip Holding B.V. | Susceptor shaft |
USD975665S1 (en) | 2019-05-17 | 2023-01-17 | Asm Ip Holding B.V. | Susceptor shaft |
USD935572S1 (en) | 2019-05-24 | 2021-11-09 | Asm Ip Holding B.V. | Gas channel plate |
USD922229S1 (en) | 2019-06-05 | 2021-06-15 | Asm Ip Holding B.V. | Device for controlling a temperature of a gas supply unit |
KR20200141002A (ko) | 2019-06-06 | 2020-12-17 | 에이에스엠 아이피 홀딩 비.브이. | 배기 가스 분석을 포함한 기상 반응기 시스템을 사용하는 방법 |
KR20200143254A (ko) | 2019-06-11 | 2020-12-23 | 에이에스엠 아이피 홀딩 비.브이. | 개질 가스를 사용하여 전자 구조를 형성하는 방법, 상기 방법을 수행하기 위한 시스템, 및 상기 방법을 사용하여 형성되는 구조 |
USD944946S1 (en) | 2019-06-14 | 2022-03-01 | Asm Ip Holding B.V. | Shower plate |
USD931978S1 (en) | 2019-06-27 | 2021-09-28 | Asm Ip Holding B.V. | Showerhead vacuum transport |
KR20210005515A (ko) | 2019-07-03 | 2021-01-14 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 장치용 온도 제어 조립체 및 이를 사용하는 방법 |
JP2021015791A (ja) | 2019-07-09 | 2021-02-12 | エーエスエム アイピー ホールディング ビー.ブイ. | 同軸導波管を用いたプラズマ装置、基板処理方法 |
CN112216646A (zh) | 2019-07-10 | 2021-01-12 | Asm Ip私人控股有限公司 | 基板支撑组件及包括其的基板处理装置 |
KR20210010307A (ko) | 2019-07-16 | 2021-01-27 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 장치 |
KR20210010816A (ko) | 2019-07-17 | 2021-01-28 | 에이에스엠 아이피 홀딩 비.브이. | 라디칼 보조 점화 플라즈마 시스템 및 방법 |
KR20210010820A (ko) | 2019-07-17 | 2021-01-28 | 에이에스엠 아이피 홀딩 비.브이. | 실리콘 게르마늄 구조를 형성하는 방법 |
US11643724B2 (en) | 2019-07-18 | 2023-05-09 | Asm Ip Holding B.V. | Method of forming structures using a neutral beam |
TW202121506A (zh) | 2019-07-19 | 2021-06-01 | 荷蘭商Asm Ip私人控股有限公司 | 形成形貌受控的非晶碳聚合物膜之方法 |
CN112309843A (zh) | 2019-07-29 | 2021-02-02 | Asm Ip私人控股有限公司 | 实现高掺杂剂掺入的选择性沉积方法 |
CN112309899A (zh) | 2019-07-30 | 2021-02-02 | Asm Ip私人控股有限公司 | 基板处理设备 |
CN112309900A (zh) | 2019-07-30 | 2021-02-02 | Asm Ip私人控股有限公司 | 基板处理设备 |
US11587815B2 (en) | 2019-07-31 | 2023-02-21 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
US11227782B2 (en) | 2019-07-31 | 2022-01-18 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
US11587814B2 (en) | 2019-07-31 | 2023-02-21 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
KR20210018759A (ko) | 2019-08-05 | 2021-02-18 | 에이에스엠 아이피 홀딩 비.브이. | 화학물질 공급원 용기를 위한 액체 레벨 센서 |
USD965524S1 (en) | 2019-08-19 | 2022-10-04 | Asm Ip Holding B.V. | Susceptor support |
USD965044S1 (en) | 2019-08-19 | 2022-09-27 | Asm Ip Holding B.V. | Susceptor shaft |
JP2021031769A (ja) | 2019-08-21 | 2021-03-01 | エーエスエム アイピー ホールディング ビー.ブイ. | 成膜原料混合ガス生成装置及び成膜装置 |
USD979506S1 (en) | 2019-08-22 | 2023-02-28 | Asm Ip Holding B.V. | Insulator |
USD949319S1 (en) | 2019-08-22 | 2022-04-19 | Asm Ip Holding B.V. | Exhaust duct |
USD930782S1 (en) | 2019-08-22 | 2021-09-14 | Asm Ip Holding B.V. | Gas distributor |
KR20210024423A (ko) | 2019-08-22 | 2021-03-05 | 에이에스엠 아이피 홀딩 비.브이. | 홀을 구비한 구조체를 형성하기 위한 방법 |
USD940837S1 (en) | 2019-08-22 | 2022-01-11 | Asm Ip Holding B.V. | Electrode |
KR20210024420A (ko) | 2019-08-23 | 2021-03-05 | 에이에스엠 아이피 홀딩 비.브이. | 비스(디에틸아미노)실란을 사용하여 peald에 의해 개선된 품질을 갖는 실리콘 산화물 막을 증착하기 위한 방법 |
US11286558B2 (en) | 2019-08-23 | 2022-03-29 | Asm Ip Holding B.V. | Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film |
KR20210029090A (ko) | 2019-09-04 | 2021-03-15 | 에이에스엠 아이피 홀딩 비.브이. | 희생 캡핑 층을 이용한 선택적 증착 방법 |
KR20210029663A (ko) | 2019-09-05 | 2021-03-16 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 장치 |
US11562901B2 (en) | 2019-09-25 | 2023-01-24 | Asm Ip Holding B.V. | Substrate processing method |
CN112593212B (zh) | 2019-10-02 | 2023-12-22 | Asm Ip私人控股有限公司 | 通过循环等离子体增强沉积工艺形成拓扑选择性氧化硅膜的方法 |
TW202129060A (zh) | 2019-10-08 | 2021-08-01 | 荷蘭商Asm Ip控股公司 | 基板處理裝置、及基板處理方法 |
TW202115273A (zh) | 2019-10-10 | 2021-04-16 | 荷蘭商Asm Ip私人控股有限公司 | 形成光阻底層之方法及包括光阻底層之結構 |
KR20210045930A (ko) | 2019-10-16 | 2021-04-27 | 에이에스엠 아이피 홀딩 비.브이. | 실리콘 산화물의 토폴로지-선택적 막의 형성 방법 |
US11637014B2 (en) | 2019-10-17 | 2023-04-25 | Asm Ip Holding B.V. | Methods for selective deposition of doped semiconductor material |
KR20210047808A (ko) | 2019-10-21 | 2021-04-30 | 에이에스엠 아이피 홀딩 비.브이. | 막을 선택적으로 에칭하기 위한 장치 및 방법 |
US11646205B2 (en) | 2019-10-29 | 2023-05-09 | Asm Ip Holding B.V. | Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same |
KR20210054983A (ko) | 2019-11-05 | 2021-05-14 | 에이에스엠 아이피 홀딩 비.브이. | 도핑된 반도체 층을 갖는 구조체 및 이를 형성하기 위한 방법 및 시스템 |
US11501968B2 (en) | 2019-11-15 | 2022-11-15 | Asm Ip Holding B.V. | Method for providing a semiconductor device with silicon filled gaps |
KR20210062561A (ko) | 2019-11-20 | 2021-05-31 | 에이에스엠 아이피 홀딩 비.브이. | 기판의 표면 상에 탄소 함유 물질을 증착하는 방법, 상기 방법을 사용하여 형성된 구조물, 및 상기 구조물을 형성하기 위한 시스템 |
CN112951697A (zh) | 2019-11-26 | 2021-06-11 | Asm Ip私人控股有限公司 | 基板处理设备 |
US11450529B2 (en) | 2019-11-26 | 2022-09-20 | Asm Ip Holding B.V. | Methods for selectively forming a target film on a substrate comprising a first dielectric surface and a second metallic surface |
CN112885693A (zh) | 2019-11-29 | 2021-06-01 | Asm Ip私人控股有限公司 | 基板处理设备 |
CN112885692A (zh) | 2019-11-29 | 2021-06-01 | Asm Ip私人控股有限公司 | 基板处理设备 |
JP2021090042A (ja) | 2019-12-02 | 2021-06-10 | エーエスエム アイピー ホールディング ビー.ブイ. | 基板処理装置、基板処理方法 |
KR20210070898A (ko) | 2019-12-04 | 2021-06-15 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 장치 |
TW202125596A (zh) | 2019-12-17 | 2021-07-01 | 荷蘭商Asm Ip私人控股有限公司 | 形成氮化釩層之方法以及包括該氮化釩層之結構 |
US11527403B2 (en) | 2019-12-19 | 2022-12-13 | Asm Ip Holding B.V. | Methods for filling a gap feature on a substrate surface and related semiconductor structures |
KR20210095050A (ko) | 2020-01-20 | 2021-07-30 | 에이에스엠 아이피 홀딩 비.브이. | 박막 형성 방법 및 박막 표면 개질 방법 |
TW202130846A (zh) | 2020-02-03 | 2021-08-16 | 荷蘭商Asm Ip私人控股有限公司 | 形成包括釩或銦層的結構之方法 |
TW202146882A (zh) | 2020-02-04 | 2021-12-16 | 荷蘭商Asm Ip私人控股有限公司 | 驗證一物品之方法、用於驗證一物品之設備、及用於驗證一反應室之系統 |
US11776846B2 (en) | 2020-02-07 | 2023-10-03 | Asm Ip Holding B.V. | Methods for depositing gap filling fluids and related systems and devices |
TW202146715A (zh) | 2020-02-17 | 2021-12-16 | 荷蘭商Asm Ip私人控股有限公司 | 用於生長磷摻雜矽層之方法及其系統 |
US11876356B2 (en) | 2020-03-11 | 2024-01-16 | Asm Ip Holding B.V. | Lockout tagout assembly and system and method of using same |
KR20210116240A (ko) | 2020-03-11 | 2021-09-27 | 에이에스엠 아이피 홀딩 비.브이. | 조절성 접합부를 갖는 기판 핸들링 장치 |
KR20210124042A (ko) | 2020-04-02 | 2021-10-14 | 에이에스엠 아이피 홀딩 비.브이. | 박막 형성 방법 |
TW202146689A (zh) | 2020-04-03 | 2021-12-16 | 荷蘭商Asm Ip控股公司 | 阻障層形成方法及半導體裝置的製造方法 |
TW202145344A (zh) | 2020-04-08 | 2021-12-01 | 荷蘭商Asm Ip私人控股有限公司 | 用於選擇性蝕刻氧化矽膜之設備及方法 |
US11821078B2 (en) | 2020-04-15 | 2023-11-21 | Asm Ip Holding B.V. | Method for forming precoat film and method for forming silicon-containing film |
KR20210132605A (ko) | 2020-04-24 | 2021-11-04 | 에이에스엠 아이피 홀딩 비.브이. | 냉각 가스 공급부를 포함한 수직형 배치 퍼니스 어셈블리 |
KR20210132600A (ko) | 2020-04-24 | 2021-11-04 | 에이에스엠 아이피 홀딩 비.브이. | 바나듐, 질소 및 추가 원소를 포함한 층을 증착하기 위한 방법 및 시스템 |
KR20210132576A (ko) | 2020-04-24 | 2021-11-04 | 에이에스엠 아이피 홀딩 비.브이. | 바나듐 나이트라이드 함유 층을 형성하는 방법 및 이를 포함하는 구조 |
KR20210134869A (ko) | 2020-05-01 | 2021-11-11 | 에이에스엠 아이피 홀딩 비.브이. | Foup 핸들러를 이용한 foup의 빠른 교환 |
KR20210141379A (ko) | 2020-05-13 | 2021-11-23 | 에이에스엠 아이피 홀딩 비.브이. | 반응기 시스템용 레이저 정렬 고정구 |
KR20210143653A (ko) | 2020-05-19 | 2021-11-29 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 장치 |
KR20210145078A (ko) | 2020-05-21 | 2021-12-01 | 에이에스엠 아이피 홀딩 비.브이. | 다수의 탄소 층을 포함한 구조체 및 이를 형성하고 사용하는 방법 |
TW202201602A (zh) | 2020-05-29 | 2022-01-01 | 荷蘭商Asm Ip私人控股有限公司 | 基板處理方法 |
TW202218133A (zh) | 2020-06-24 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | 形成含矽層之方法 |
TW202217953A (zh) | 2020-06-30 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | 基板處理方法 |
KR20220010438A (ko) | 2020-07-17 | 2022-01-25 | 에이에스엠 아이피 홀딩 비.브이. | 포토리소그래피에 사용하기 위한 구조체 및 방법 |
TW202204662A (zh) | 2020-07-20 | 2022-02-01 | 荷蘭商Asm Ip私人控股有限公司 | 用於沉積鉬層之方法及系統 |
KR20220027026A (ko) | 2020-08-26 | 2022-03-07 | 에이에스엠 아이피 홀딩 비.브이. | 금속 실리콘 산화물 및 금속 실리콘 산질화물 층을 형성하기 위한 방법 및 시스템 |
USD990534S1 (en) | 2020-09-11 | 2023-06-27 | Asm Ip Holding B.V. | Weighted lift pin |
USD1012873S1 (en) | 2020-09-24 | 2024-01-30 | Asm Ip Holding B.V. | Electrode for semiconductor processing apparatus |
TW202229613A (zh) | 2020-10-14 | 2022-08-01 | 荷蘭商Asm Ip私人控股有限公司 | 於階梯式結構上沉積材料的方法 |
TW202217037A (zh) | 2020-10-22 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | 沉積釩金屬的方法、結構、裝置及沉積總成 |
TW202223136A (zh) | 2020-10-28 | 2022-06-16 | 荷蘭商Asm Ip私人控股有限公司 | 用於在基板上形成層之方法、及半導體處理系統 |
KR20220076343A (ko) | 2020-11-30 | 2022-06-08 | 에이에스엠 아이피 홀딩 비.브이. | 기판 처리 장치의 반응 챔버 내에 배열되도록 구성된 인젝터 |
CN114639631A (zh) | 2020-12-16 | 2022-06-17 | Asm Ip私人控股有限公司 | 跳动和摆动测量固定装置 |
TW202231903A (zh) | 2020-12-22 | 2022-08-16 | 荷蘭商Asm Ip私人控股有限公司 | 過渡金屬沉積方法、過渡金屬層、用於沉積過渡金屬於基板上的沉積總成 |
USD980814S1 (en) | 2021-05-11 | 2023-03-14 | Asm Ip Holding B.V. | Gas distributor for substrate processing apparatus |
USD980813S1 (en) | 2021-05-11 | 2023-03-14 | Asm Ip Holding B.V. | Gas flow control plate for substrate processing apparatus |
USD981973S1 (en) | 2021-05-11 | 2023-03-28 | Asm Ip Holding B.V. | Reactor wall for substrate processing apparatus |
USD990441S1 (en) | 2021-09-07 | 2023-06-27 | Asm Ip Holding B.V. | Gas flow control plate |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04239720A (ja) * | 1991-01-23 | 1992-08-27 | Hitachi Ltd | 露光装置 |
JPH08316130A (ja) * | 1995-05-22 | 1996-11-29 | Sony Corp | レジストパタ−ンの形成方法および装置 |
US5803932A (en) * | 1994-04-26 | 1998-09-08 | Tokyo Electron Limited | Resist processing apparatus having an interface section including two stacked substrate waiting tables |
JPH10270316A (ja) * | 1997-03-25 | 1998-10-09 | Nec Corp | 電子線露光装置及びレジスト塗布現像装置並びにレジストパターン形成方法 |
US5849602A (en) * | 1995-01-13 | 1998-12-15 | Tokyo Electron Limited | Resist processing process |
US20010051837A1 (en) * | 2000-06-07 | 2001-12-13 | Masanori Tateyama | Substrate processing system and substrate processing method |
US20020009902A1 (en) * | 2000-07-24 | 2002-01-24 | Hiroharu Hashiguchi | Substrate processing method, substrate processing apparatus and substrate carrying method |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07142356A (ja) | 1993-11-19 | 1995-06-02 | Sony Corp | レジスト・パターン形成方法およびこれに用いるレジスト・パターン形成システム |
JPH07171478A (ja) | 1993-12-20 | 1995-07-11 | Dainippon Screen Mfg Co Ltd | 基板処理装置 |
JPH08255750A (ja) * | 1995-01-13 | 1996-10-01 | Tokyo Electron Ltd | 処理方法、レジスト処理方法及びレジスト処理装置 |
JP3914690B2 (ja) * | 1999-06-30 | 2007-05-16 | 東京エレクトロン株式会社 | 基板受け渡し装置及び塗布現像処理システム |
-
2003
- 2003-11-18 KR KR1020057009171A patent/KR100935291B1/ko active IP Right Grant
- 2003-11-18 AU AU2003280854A patent/AU2003280854A1/en not_active Abandoned
- 2003-11-18 KR KR1020097019977A patent/KR100974141B1/ko active IP Right Grant
- 2003-11-18 WO PCT/JP2003/014673 patent/WO2004049408A1/ja active Application Filing
- 2003-11-18 US US10/536,976 patent/US7379785B2/en not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04239720A (ja) * | 1991-01-23 | 1992-08-27 | Hitachi Ltd | 露光装置 |
US5803932A (en) * | 1994-04-26 | 1998-09-08 | Tokyo Electron Limited | Resist processing apparatus having an interface section including two stacked substrate waiting tables |
US5849602A (en) * | 1995-01-13 | 1998-12-15 | Tokyo Electron Limited | Resist processing process |
JPH08316130A (ja) * | 1995-05-22 | 1996-11-29 | Sony Corp | レジストパタ−ンの形成方法および装置 |
JPH10270316A (ja) * | 1997-03-25 | 1998-10-09 | Nec Corp | 電子線露光装置及びレジスト塗布現像装置並びにレジストパターン形成方法 |
US20010051837A1 (en) * | 2000-06-07 | 2001-12-13 | Masanori Tateyama | Substrate processing system and substrate processing method |
US20020009902A1 (en) * | 2000-07-24 | 2002-01-24 | Hiroharu Hashiguchi | Substrate processing method, substrate processing apparatus and substrate carrying method |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8747949B2 (en) * | 2006-04-17 | 2014-06-10 | Tokyo Electron Limited | Coating and developing system, method of controlling coating and developing system and storage medium |
Also Published As
Publication number | Publication date |
---|---|
KR100974141B1 (ko) | 2010-08-04 |
KR100935291B1 (ko) | 2010-01-06 |
AU2003280854A1 (en) | 2004-06-18 |
US7379785B2 (en) | 2008-05-27 |
US20050287821A1 (en) | 2005-12-29 |
KR20050083939A (ko) | 2005-08-26 |
KR20090109137A (ko) | 2009-10-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2004049408A1 (ja) | 基板処理システム、塗布現像装置及び基板処理装置 | |
JP4087328B2 (ja) | 塗布、現像装置及び塗布、現像装置の運転方法 | |
US8372480B2 (en) | Coater/developer, method of coating and developing resist film, and computer readable storing medium | |
JP4414909B2 (ja) | 塗布、現像装置 | |
JP4464993B2 (ja) | 基板の処理システム | |
KR101054196B1 (ko) | 도포 처리 방법 및 도포 처리 장치와, 컴퓨터 판독 가능한 기록 매체 | |
JPH07297258A (ja) | 板状体の搬送装置 | |
WO2005069365A1 (ja) | 基板処理装置及び基板処理方法 | |
US7364376B2 (en) | Substrate processing apparatus | |
US20020076306A1 (en) | Substrate processing system and substrate processing method | |
JP4279102B2 (ja) | 基板処理装置及び基板処理方法 | |
JP2005294460A (ja) | 塗布、現像装置 | |
WO2005101485A1 (ja) | 基板処理装置及び基板処理方法 | |
US7512456B2 (en) | Substrate processing apparatus | |
JP4018965B2 (ja) | 基板処理装置 | |
WO2005057648A1 (ja) | 基板処理装置 | |
US7191033B2 (en) | Substrate processing apparatus and substrate processing method | |
JP2001274221A (ja) | 板状体の搬送装置および搬送方法、ならびに処理装置 | |
JP4606159B2 (ja) | 基板処理装置、基板処理方法、コンピュータプログラム及び記憶媒体 | |
JP2005101077A (ja) | 基板処理装置及び基板処理方法 | |
JP3347560B2 (ja) | 基板処理装置 | |
JPH11340298A (ja) | 基板処理装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020057009171 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10536976 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 1020057009171 Country of ref document: KR |
|
122 | Ep: pct application non-entry in european phase |