WO2004053716A3 - Dataflow-synchronized embedded field programmable processor array - Google Patents

Dataflow-synchronized embedded field programmable processor array Download PDF

Info

Publication number
WO2004053716A3
WO2004053716A3 PCT/IB2003/005623 IB0305623W WO2004053716A3 WO 2004053716 A3 WO2004053716 A3 WO 2004053716A3 IB 0305623 W IB0305623 W IB 0305623W WO 2004053716 A3 WO2004053716 A3 WO 2004053716A3
Authority
WO
WIPO (PCT)
Prior art keywords
array
field programmable
programmable processor
dataflow
embedded field
Prior art date
Application number
PCT/IB2003/005623
Other languages
French (fr)
Other versions
WO2004053716A2 (en
Inventor
Geoffrey F Burns
Krishnamerthy Vaidyanathan
Original Assignee
Koninkl Philips Electronics Nv
Geoffrey F Burns
Krishnamerthy Vaidyanathan
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv, Geoffrey F Burns, Krishnamerthy Vaidyanathan filed Critical Koninkl Philips Electronics Nv
Priority to JP2005502339A priority Critical patent/JP2006510128A/en
Priority to EP03775666A priority patent/EP1573573A2/en
Priority to AU2003283685A priority patent/AU2003283685A1/en
Publication of WO2004053716A2 publication Critical patent/WO2004053716A2/en
Publication of WO2004053716A3 publication Critical patent/WO2004053716A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8023—Two dimensional arrays, e.g. mesh, torus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors

Abstract

An embedded field programmable processor includes a two-dimensional array of processing cells for performing mathematical operations whose timing depends on the inflow of operands. An array interface reconfigurably connects paths for the inflow to respective cells on the array periphery. The array is preferably of the systolic type and is preferably implemented with nearest neighbor inter-cell connections.
PCT/IB2003/005623 2002-12-12 2003-11-28 Dataflow-synchronized embedded field programmable processor array WO2004053716A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2005502339A JP2006510128A (en) 2002-12-12 2003-11-28 Data flow synchronous embedded field programmable processor array
EP03775666A EP1573573A2 (en) 2002-12-12 2003-11-28 Dataflow-synchronized embedded field programmable processor array
AU2003283685A AU2003283685A1 (en) 2002-12-12 2003-11-28 Dataflow-synchronized embedded field programmable processor array

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US43297102P 2002-12-12 2002-12-12
US60/432,971 2002-12-12
US47516603P 2003-06-02 2003-06-02
US60/475,166 2003-06-02

Publications (2)

Publication Number Publication Date
WO2004053716A2 WO2004053716A2 (en) 2004-06-24
WO2004053716A3 true WO2004053716A3 (en) 2005-03-17

Family

ID=32511684

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2003/005623 WO2004053716A2 (en) 2002-12-12 2003-11-28 Dataflow-synchronized embedded field programmable processor array

Country Status (5)

Country Link
EP (1) EP1573573A2 (en)
JP (1) JP2006510128A (en)
KR (1) KR20050091715A (en)
AU (1) AU2003283685A1 (en)
WO (1) WO2004053716A2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102004044976A1 (en) * 2004-09-16 2006-03-30 Siemens Ag Computer device with reconfigurable architecture
CN112738777B (en) * 2020-12-24 2022-04-08 山东高云半导体科技有限公司 Near field communication device and method, readable storage medium and processor

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1991019268A1 (en) * 1990-05-29 1991-12-12 Wavetracer, Inc. Virtual processing address and instruction generator for parallel processor array
EP0639816A2 (en) * 1993-08-20 1995-02-22 Actel Corporation Field programmable digital signal processing array integrated circuit
US5892962A (en) * 1996-11-12 1999-04-06 Lucent Technologies Inc. FPGA-based processor
WO2000077652A2 (en) * 1999-06-10 2000-12-21 Pact Informationstechnologie Gmbh Sequence partitioning in cell structures
US20020133688A1 (en) * 2001-01-29 2002-09-19 Ming-Hau Lee SIMD/MIMD processing on a reconfigurable array
US6457116B1 (en) * 1997-10-31 2002-09-24 Broadcom Corporation Method and apparatus for controlling contexts of multiple context processing elements in a network of multiple context processing elements

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1991019268A1 (en) * 1990-05-29 1991-12-12 Wavetracer, Inc. Virtual processing address and instruction generator for parallel processor array
EP0639816A2 (en) * 1993-08-20 1995-02-22 Actel Corporation Field programmable digital signal processing array integrated circuit
US5892962A (en) * 1996-11-12 1999-04-06 Lucent Technologies Inc. FPGA-based processor
US6457116B1 (en) * 1997-10-31 2002-09-24 Broadcom Corporation Method and apparatus for controlling contexts of multiple context processing elements in a network of multiple context processing elements
WO2000077652A2 (en) * 1999-06-10 2000-12-21 Pact Informationstechnologie Gmbh Sequence partitioning in cell structures
US20020133688A1 (en) * 2001-01-29 2002-09-19 Ming-Hau Lee SIMD/MIMD processing on a reconfigurable array

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
CALLAHAN T J ET AL: "THE GARP ARCHITECTURE AND C COMPILER", COMPUTER, IEEE COMPUTER SOCIETY, LONG BEACH., CA, US, US, vol. 33, no. 4, April 2000 (2000-04-01), pages 62 - 69, XP000948675, ISSN: 0018-9162 *
CUCCHIARA R ET AL: "RECONFIGURING THE BOUNDARIES OF A MESH-CONNECTED ARRAY OF PROCESSORS WITH RUN-TIME PROGRAMMABLE LOGIC", MICROPROCESSORS AND MICROSYSTEMS, IPC BUSINESS PRESS LTD. LONDON, GB, vol. 17, no. 2, January 1993 (1993-01-01), pages 67 - 73, XP000355541, ISSN: 0141-9331 *
HARBAUM T ET AL: "DESIGN OF A FLEXIBLE COPROCESSOR UNIT", PROCEEDINGS OF THE EUROMICRO CONFERENCE, XX, XX, September 1999 (1999-09-01), pages 335 - 342, XP000879556 *

Also Published As

Publication number Publication date
KR20050091715A (en) 2005-09-15
AU2003283685A1 (en) 2004-06-30
JP2006510128A (en) 2006-03-23
EP1573573A2 (en) 2005-09-14
WO2004053716A2 (en) 2004-06-24

Similar Documents

Publication Publication Date Title
WO2007018468A8 (en) Programmable digital signal processor including a clustered simd microarchitecture configured to execute complex vector instructions
EP3629190A3 (en) Dynamic deep learning processor architecture
WO2004019194A3 (en) Method and apparatus for adaptive power consumption
WO2005109221A3 (en) A bit serial processing element for a simd array processor
EA201070298A1 (en) IMPROVED DATA INPUT SYSTEM
WO2005006953A3 (en) Human test based on human conceptual capabiliites
GB2437684A (en) Data processor adapted for efficient digital signal processing and method therefor
WO2005041103A3 (en) Medical advisory system
WO2004038639A3 (en) Verification of identity and continued presence of computer users
WO2005078628A3 (en) Method of improving a clinical study
WO2007117414A3 (en) Method and apparatus for operating computer processor array
WO2005103922A8 (en) Dual-processor complex domain floating-point dsp system on chip
BR0311776A (en) Wolf drive for ultralight fastener
AU2003267692A1 (en) Vliw processor with power saving
WO2002024061A3 (en) Phyisological profiling
TW201011585A (en) Approximate functional matching in electronic systems
WO2005091847A3 (en) Computer processor array
WO2019126767A3 (en) A programmable multiply-add array hardware
WO2004053716A3 (en) Dataflow-synchronized embedded field programmable processor array
WO2008087849A1 (en) Analyzing device for circuit device, analyzing method, analyzing program and elecronic medium
WO2006026182A3 (en) A single - chip analog to digital video decoder with on - chip vertical blanking interval data slicing during low - power operations
WO2007081644A3 (en) Electronic device keypad
TW200304749A (en) Method and system for managing hardware resources to implement system acquisition using an adaptive computing architecture
WO2003032899A3 (en) Methods and materials for targeting and affecting selected cells
WO2004081751A3 (en) Method of determining orientation and manner of holding a mobile telephone

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2003775666

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020057010653

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 20038A5832X

Country of ref document: CN

Ref document number: 2005502339

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 2003775666

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020057010653

Country of ref document: KR