WO2004063842A3 - Flexible hardware implementation of hash functions - Google Patents
Flexible hardware implementation of hash functions Download PDFInfo
- Publication number
- WO2004063842A3 WO2004063842A3 PCT/IL2004/000050 IL2004000050W WO2004063842A3 WO 2004063842 A3 WO2004063842 A3 WO 2004063842A3 IL 2004000050 W IL2004000050 W IL 2004000050W WO 2004063842 A3 WO2004063842 A3 WO 2004063842A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- hash function
- hardware implementation
- hash functions
- flexible hardware
- function module
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/0643—Hash functions, e.g. MD5, SHA, HMAC or f9 MAC
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
Abstract
Embodiments of the invention provide a hash function module for carrying out hash function computations of at least two different hash function algorithms. According to some exemplary embodiments of the invention, the hash function module includes a read-write memory (102), an accumulating device (220), an adder (202), exclusive-or circuitry, one or more cyclic bit rotation devices, two arbitration devices, at least three data registers, one or more logical function circuitries, and a control circuit.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IL154010 | 2003-01-16 | ||
IL15401003A IL154010A0 (en) | 2003-01-16 | 2003-01-16 | Flexible hardware implementation of hash functions |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2004063842A2 WO2004063842A2 (en) | 2004-07-29 |
WO2004063842A3 true WO2004063842A3 (en) | 2004-12-02 |
Family
ID=29798452
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IL2004/000050 WO2004063842A2 (en) | 2003-01-16 | 2004-01-18 | Flexible hardware implementation of hash functions |
Country Status (2)
Country | Link |
---|---|
IL (1) | IL154010A0 (en) |
WO (1) | WO2004063842A2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112787799B (en) * | 2020-12-30 | 2022-07-26 | 浙江萤火虫区块链科技有限公司 | Poseidon Hash algorithm implementation circuit and implementation method thereof |
CN113946313B (en) * | 2021-10-12 | 2023-05-05 | 哲库科技(北京)有限公司 | Processing circuit, chip and terminal of LOOKUP3 hash algorithm |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5155835A (en) * | 1990-11-19 | 1992-10-13 | Storage Technology Corporation | Multilevel, hierarchical, dynamically mapped data storage subsystem |
US5883901A (en) * | 1995-09-22 | 1999-03-16 | Hewlett-Packard Company | Communications system including synchronization information for timing upstream transmission of data and ability to vary slot duration |
US6307857B1 (en) * | 1997-06-26 | 2001-10-23 | Hitachi, Ltd. | Asynchronous transfer mode controller and ATM control method thereof and ATM communication control apparatus |
-
2003
- 2003-01-16 IL IL15401003A patent/IL154010A0/en unknown
-
2004
- 2004-01-18 WO PCT/IL2004/000050 patent/WO2004063842A2/en active Application Filing
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5155835A (en) * | 1990-11-19 | 1992-10-13 | Storage Technology Corporation | Multilevel, hierarchical, dynamically mapped data storage subsystem |
US5883901A (en) * | 1995-09-22 | 1999-03-16 | Hewlett-Packard Company | Communications system including synchronization information for timing upstream transmission of data and ability to vary slot duration |
US6307857B1 (en) * | 1997-06-26 | 2001-10-23 | Hitachi, Ltd. | Asynchronous transfer mode controller and ATM control method thereof and ATM communication control apparatus |
Also Published As
Publication number | Publication date |
---|---|
IL154010A0 (en) | 2003-07-31 |
WO2004063842A2 (en) | 2004-07-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2006050455A8 (en) | Dynamically expandable and contractible fault-tolerant storage system with virtual hot spare | |
WO2003100599A3 (en) | Access to a wide memory | |
WO2004040397A3 (en) | Secure implementation and utilization of device-specific security data | |
ATE529809T1 (en) | DISTRIBUTED STORAGE DATA PROCESSING ENVIRONMENT AND IMPLANTATION THEREOF | |
TW200608394A (en) | Integrated circuit device for providing selectively variable write latency and method thereof | |
WO2006052017A3 (en) | Methods and apparatus for secure data processing and transmission | |
WO2004051428A3 (en) | Electronic prescription system | |
ATE438260T1 (en) | SECURE VIDEO CARD PROCEDURES AND SYSTEMS | |
TW547916U (en) | Heat dissipating device for heat generating devices on a circuit board and notebook computer utilizing the heat dissipating device | |
WO2002078800A3 (en) | Electronic game enhancement systems and methods | |
WO2005111800A3 (en) | Masking within a data processing system having applicability for a development interface | |
FR2837583B1 (en) | MOBILE ELECTRONIC CARD DATA BACKUP DEVICE | |
WO2003073243A3 (en) | Embedded processor with direct connection of security devices for enhanced security | |
WO2005020042A3 (en) | Processor with electronic safety units for storing confidential data | |
WO2005091762A8 (en) | Intelligent pci bridging consisting of prefetching all data prior to sending data to requesting device | |
DE60020794D1 (en) | Encryption circuit architecture for concurrent execution of multiple encryption algorithms without performance penalty | |
WO2003093980A3 (en) | Apparatus and method for fetching data from memory | |
DE59914861D1 (en) | Interface device | |
WO2004063842A3 (en) | Flexible hardware implementation of hash functions | |
TW200640349A (en) | Electronic device | |
WO2007078552A3 (en) | Computer architecture for providing physical separation of computing processes | |
TW200517856A (en) | Prefetch control in a data processing system | |
TW200723301A (en) | Semiconductor memory card | |
FR2704957B3 (en) | DATA INPUT DEVICE FOR FIXING TO A MOBILE ELECTRONIC MULTIMETRIC APPARATUS, IN PARTICULAR A PORTABLE MULTIMETER. | |
WO2001047015A3 (en) | Electronic component protection devices and methods |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
122 | Ep: pct application non-entry in european phase |