WO2004097896A2 - A packaged integrated circuit having a heat spreader and method therefor - Google Patents

A packaged integrated circuit having a heat spreader and method therefor Download PDF

Info

Publication number
WO2004097896A2
WO2004097896A2 PCT/US2004/011873 US2004011873W WO2004097896A2 WO 2004097896 A2 WO2004097896 A2 WO 2004097896A2 US 2004011873 W US2004011873 W US 2004011873W WO 2004097896 A2 WO2004097896 A2 WO 2004097896A2
Authority
WO
WIPO (PCT)
Prior art keywords
heat spreader
sheet
die
location
packaged
Prior art date
Application number
PCT/US2004/011873
Other languages
French (fr)
Other versions
WO2004097896A3 (en
Inventor
Shelia F. Chopin
Peter R. Harper
Jose A. Montes De Oca
Kim Heng Tan
Lan Chu Tan
Original Assignee
Freescale Semiconductor, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor, Inc. filed Critical Freescale Semiconductor, Inc.
Priority to US10/553,529 priority Critical patent/US20070031996A1/en
Publication of WO2004097896A2 publication Critical patent/WO2004097896A2/en
Publication of WO2004097896A3 publication Critical patent/WO2004097896A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4871—Bases, plates or heatsinks
    • H01L21/4878—Mechanical treatment, e.g. deforming
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334—Auxiliary members in encapsulations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48237—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a die pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/49105—Connecting at different heights
    • H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding

Definitions

  • This invention relates to packaged integrated circuits, and more particularly, to integrated circuits that have heat spreaders to dissipate heat generated during the operation of the integrated circuit.
  • Integrated circuits especially complex ones, sometimes generate sufficient amounts of heat that require special treatment.
  • the heat increases as the speed of operation increases.
  • speeds increase the heat problem increases.
  • This is often exacerbated by the desire to decrease package sizes.
  • An extra measure frequently taken is- to provide some type of heat sink.
  • the heat must be transferred to the ambient atmosphere but the rate of this transmission of heat is the primary measure of success of the heat sink.
  • the intent is to spread the heat generated by the integrated circuit as quickly as possible to the ambient.
  • the continuing challenge is to provide a package that effectively dissipates heat with a package constrained by size and electronic performance.
  • FIG. 1 is flow chart of a method of making a packaged integrated circuit according to an embodiment of the invention
  • FIG. 2 is a top view of a packaged integrated made according to the method of FIG. 1 ;
  • FIG. 3 is a cross section of the packaged integrated circuit of FIG. 2 taken at one location;
  • FIG. 4 is a cross section of a portion of the packaged integrated circuit of FIG. 2 taken at another location;
  • FIG. 5 is a top view of a packaged integrated circuit according to another embodiment of the invention.
  • FIG. 6 is a side view of the packaged integrated circuit of FIG. 6.
  • An integrated circuit is packaged, in one embodiment, by wire bonding to pads supported by tape.
  • the tape also supports traces that run from the wire bonded location to a pad for solder balls.
  • a heat spreader is thermally connected to the integrated circuit and is located not just in the area under the die but also extends to the edge of the package in the area outside the wire bonding location. This outer area is thermally connected to the area under the die by thermal bars that run between some of the wire bond locations.
  • the heat spreader is connected to slotted rails by tie bars. During singulation, the tie bars are easily broken or sawn because they are significantly reduced in thickness from the thickness of the heat spreader as a whole. This is better understood by reference to the drawings and the following description.
  • FIG. 1 Shown in FIG. 1 is a flow chart of a method 10 comprising steps 12, 14, 16, 18, 20, 22, 24, 26, 28, and 30 for making a packaged integrated circuit (IC) 40 shown in FIG. 2.
  • Packaged IC 40 comprises a copper strip 41, tooling holes 42 along both edges of copper strip 41, singulation slots 44, wire bond windows 46, tie bars 48, 50, 52, and 54, thermal bars 56 and 58, integrated circuit 60, wire bonds 62, contacts 64, inner area 66, and outer area 68.
  • Shown in the cross section of FIG. 3 are features of packaged IC 40 not shown in the top view of FIG. 2. Shown in FIG.
  • solder mask 74 having openings 76 and 78, metal traces 80, 82, 84, and 86, solder balls 88, 90, 92, 94, and 96, and encapsulant 97, and tape 83 for supporting traces 80, 82, 84, and 86.
  • Solder balls 92 are connected to the extension 70 of heat spreader 69.
  • Wires 62 provide wire bonding between IC 60 and traces 80 and 82 at the openings 76 and 78 in solder mask 74. Openings 76 and 78 are in wire bond windows 46.
  • Wire 63 connects IC 60 to heat spreader 69.
  • Packaged IC 40 has the heat spreader 69 not just in the inner area 66 but also in the outer area 68.
  • the outer area portion 68 is thermally connected to the inner area portion 66 by thermal bars 56 and 58.
  • Heat spreader 69 being in the outer area 68 provides a substantial increase in heat dissipation, which is a significant benefit.
  • each of wire bond windows 46 would extend along the whole side of the die. In the example shown, using eight thermal bars, each wire bond window extends for only about half the side of the die.
  • Solder balls 92 are preferably for providing a ground connection to IC 60 by way of heat spreader 69.
  • the extension 70 of heat spreader 69 is for providing an even height for solder balls 92 with solder balls 88, 90, 94, and 96.
  • extension 70 is shown as being below tape 83.
  • tape 83 is thin, the punch holes that penetrate tape 83 for making connection between solder balls 88, 90, 94, and 96 to consume some solder.
  • the extension 70 is chosen to be of a height that results in solder balls 88-96 are all on the same plane.
  • Solder balls 92 are preferably attached by contact pads present on extension 70 and otherwise covering extension with a thin dielectric such as black oxide, which could easily be about 100 Angstroms.
  • the contact pads could be any solderable surface such as nickel/gold, palladium, and silver.
  • the plurality of solder balls 92 in addition to providing for an excellent ground contact, also provides additional thermal dissipation for IC 60 by transferring additional heat from heat spreader 69.
  • FIG. 4 Shown in FIG. 4 is a cross section taken at tie bar 52, which shows that tie bar 52 has a reduced thickness from the thickness of heat spreader 69.
  • FIG. 4 shows the portion of heat spreader 69 at outer area 68 and portion 72 outside singulation slots 44 with tie bar 52 therebetween to maintain structural strength between the area outside the singulation slots 44 and the inner area.
  • encapsulation 97 extends to just short of the singulation slots.
  • the singulation slots are the boundary of a completed packaged IC.
  • extension 70 is formed in a beginning copper strip 41. Copper is generally preferable but other suitable materials, especially ones that have good thermal conductivity, could also be used. Extension 70, which can be considered a pedestal, can be formed by using a mask to protect extension 70 during an etch step. The remaining copper thickness may be about 500 microns and the extension 70 about an additional 120 microns in thickness. Windows, holes, and slots are then formed by etching. The reduced thickness of tie bars 56 and 58 can also be performed in the same etching step by masking one side of copper strip 41 where the thickness is to be reduced. In such case, steps 14 and 16 can be performed in the same step. Windows, holes, and slots may also be formed by punching them out. In such case, steps 14 and 16 would not be combined. Also, the reduced thickness at tie bars 56 and 58 can be achieved by stamping, coining, or other means.
  • Copper strip 41 is then treated to prepare it for additional layers. This is a conventional step known to those of ordinary skill in the art in preparation for receiving a flex tape.
  • the flex tape is then attached to copper strip 41.
  • the flex tape includes all of the layers 74, 76, and 83 already patterned. Conventional materials may be used for the flex tape and it may be attached in any manner to copper strip 41.
  • the overall thickness of the flex tape in this example is about 145 microns with the thickness of the tape at about 75 microns, the adhesive at about 25 microns, and the copper traces at about 30 microns, and the solder mask at about 15 microns. These elements are held together by conventional means.
  • IC 60 a semiconductor die
  • Wire bonding is then performed as shown in step 24 to electrically attach IC 60 to traces supported by tape 83.
  • encapsulant is applied over IC 60. This is conventionally achieved by molding, but any other means could also be used.
  • solder balls are then applied.
  • step 30 the various packaged ICs are singulated. This singulation step is aided by the reduced thickness at tie bars 48-54. Singulation by punching out is an effective technique.
  • FIG. 5 and 6 is an array of encapsulated die 112 attached to heat spreader 114 having saw street grids 118 of reduced thickness.
  • Each of the encapsulated die has under it an array of solder balls 128 that are electrically connected to it via layer 130.
  • the reduced thickness of saw street grids 118 provides for improved ease of cutting the heat spreader to singulate the die. This is analogous to the reduced thickness of tie bars 48-54 of packaged IC 40 of FIGs. 1-4.
  • the heat spreader 114 is continuous around each packaged die instead of just at the corners.
  • FIGs. 1 -4 and FIGs. 5-6 show examples of a die-up configuration, which is the case in which the die is on the opposite side as the solder balls.
  • the die can be in a cavity on the same side as the solder balls and would still benefit from having a reduced thickness in the heat shield in the areas at the package edge for aiding in singulation.

Abstract

An integrated circuit (60) is packaged, in one embodiment, by wire bonding to pads (76, 78) supported by tape (83). The tape (83) also supports traces (80, 82) that run from the wire bonded location (76) to a pad for solder balls (90, 94). A heat spreader (69) is thermally connected to the integrated circuit (60) and is located not just in the area under the die (60) but also extends to the edge of the package in the area outside the wire bonding location. This outer area (68) is thermally connected to the area (66) under the die (60) by thermal bars (66) that run between some of the wire bond locations (76, 78). During the manufacturing of the package the heat spreader (69) is connected to slotted rails by tie bars (48, 50, 52, 54). During singulation, the tie bars (48, 50, 52, 54) are easily broken or sawed because they are significantly reduced in thickness from the thickness of the heat spreader (66) as a whole.

Description

A PACKAGED INTEGRATED CIRCUIT HAVING A HEAT SPREADER AND METHOD THEREFOR
Field of the Invention
This invention relates to packaged integrated circuits, and more particularly, to integrated circuits that have heat spreaders to dissipate heat generated during the operation of the integrated circuit.
Related Art
Integrated circuits, especially complex ones, sometimes generate sufficient amounts of heat that require special treatment. Typically, the heat increases as the speed of operation increases. Thus, as speeds increase the heat problem increases. This is often exacerbated by the desire to decrease package sizes. Thus, there is pressure to dissipate increased amounts of heat without increasing package size. An extra measure frequently taken is- to provide some type of heat sink. Ultimately the heat must be transferred to the ambient atmosphere but the rate of this transmission of heat is the primary measure of success of the heat sink. The intent is to spread the heat generated by the integrated circuit as quickly as possible to the ambient. Thus, the continuing challenge is to provide a package that effectively dissipates heat with a package constrained by size and electronic performance. Brief Description of the Drawings
The present invention is illustrated by way of example and not limited by the accompanying figures, in which like references indicate similar elements, and in which:
FIG. 1 is flow chart of a method of making a packaged integrated circuit according to an embodiment of the invention;
FIG. 2 is a top view of a packaged integrated made according to the method of FIG. 1 ; FIG. 3 is a cross section of the packaged integrated circuit of FIG. 2 taken at one location;
FIG. 4 is a cross section of a portion of the packaged integrated circuit of FIG. 2 taken at another location;
FIG. 5 is a top view of a packaged integrated circuit according to another embodiment of the invention;
FIG. 6 is a side view of the packaged integrated circuit of FIG. 6.
Skilled artisans appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help improve the understanding of the embodiments of the present invention.
Detailed Description of the Drawings An integrated circuit is packaged, in one embodiment, by wire bonding to pads supported by tape. The tape also supports traces that run from the wire bonded location to a pad for solder balls. A heat spreader is thermally connected to the integrated circuit and is located not just in the area under the die but also extends to the edge of the package in the area outside the wire bonding location. This outer area is thermally connected to the area under the die by thermal bars that run between some of the wire bond locations. During the manufacturing of the package the heat spreader is connected to slotted rails by tie bars. During singulation, the tie bars are easily broken or sawn because they are significantly reduced in thickness from the thickness of the heat spreader as a whole. This is better understood by reference to the drawings and the following description.
Shown in FIG. 1 is a flow chart of a method 10 comprising steps 12, 14, 16, 18, 20, 22, 24, 26, 28, and 30 for making a packaged integrated circuit (IC) 40 shown in FIG. 2. Packaged IC 40 comprises a copper strip 41, tooling holes 42 along both edges of copper strip 41, singulation slots 44, wire bond windows 46, tie bars 48, 50, 52, and 54, thermal bars 56 and 58, integrated circuit 60, wire bonds 62, contacts 64, inner area 66, and outer area 68. Shown in the cross section of FIG. 3 are features of packaged IC 40 not shown in the top view of FIG. 2. Shown in FIG. 3 are copper strip 41 comprising a heat spreader 69 having portions in inner area 66 and outer area 68 and having portions 72 outside singulation slots 44, an extension 70 of heat spreader 69 in inner area 66, a solder mask 74 having openings 76 and 78, metal traces 80, 82, 84, and 86, solder balls 88, 90, 92, 94, and 96, and encapsulant 97, and tape 83 for supporting traces 80, 82, 84, and 86. Solder balls 92 are connected to the extension 70 of heat spreader 69. Wires 62 provide wire bonding between IC 60 and traces 80 and 82 at the openings 76 and 78 in solder mask 74. Openings 76 and 78 are in wire bond windows 46. Wire 63 connects IC 60 to heat spreader 69.
Packaged IC 40 has the heat spreader 69 not just in the inner area 66 but also in the outer area 68. The outer area portion 68 is thermally connected to the inner area portion 66 by thermal bars 56 and 58. Heat spreader 69 being in the outer area 68 provides a substantial increase in heat dissipation, which is a significant benefit. There are a total of 8 thermal bars shown in this example for providing thermal coupling between the inner area portion 66 of the heat spreader and the outer area portion 68. This provides more thermal coupling between the inner portion 66 and the outer portion 68 than if only the four thermal bars 58, the ones at the corners, were used. It may be beneficial to use even more than eight thermal bars. On the other hand, there may be situations in which just the four thermal bars 58 are sufficient. In such case each of wire bond windows 46 would extend along the whole side of the die. In the example shown, using eight thermal bars, each wire bond window extends for only about half the side of the die.
Solder balls 92 are preferably for providing a ground connection to IC 60 by way of heat spreader 69. The extension 70 of heat spreader 69 is for providing an even height for solder balls 92 with solder balls 88, 90, 94, and 96. In FIG. 3, extension 70 is shown as being below tape 83. Although tape 83 is thin, the punch holes that penetrate tape 83 for making connection between solder balls 88, 90, 94, and 96 to consume some solder. The extension 70 is chosen to be of a height that results in solder balls 88-96 are all on the same plane. Solder balls 92 are preferably attached by contact pads present on extension 70 and otherwise covering extension with a thin dielectric such as black oxide, which could easily be about 100 Angstroms. This is a negligible thickness compared to the thickness of tape 83. The contact pads could be any solderable surface such as nickel/gold, palladium, and silver. The plurality of solder balls 92, in addition to providing for an excellent ground contact, also provides additional thermal dissipation for IC 60 by transferring additional heat from heat spreader 69.
Shown in FIG. 4 is a cross section taken at tie bar 52, which shows that tie bar 52 has a reduced thickness from the thickness of heat spreader 69. FIG. 4 shows the portion of heat spreader 69 at outer area 68 and portion 72 outside singulation slots 44 with tie bar 52 therebetween to maintain structural strength between the area outside the singulation slots 44 and the inner area. As shown in FIG. 3, encapsulation 97 extends to just short of the singulation slots. The singulation slots are the boundary of a completed packaged IC.
As shown in step 12 of FIG. 1, extension 70 is formed in a beginning copper strip 41. Copper is generally preferable but other suitable materials, especially ones that have good thermal conductivity, could also be used. Extension 70, which can be considered a pedestal, can be formed by using a mask to protect extension 70 during an etch step. The remaining copper thickness may be about 500 microns and the extension 70 about an additional 120 microns in thickness. Windows, holes, and slots are then formed by etching. The reduced thickness of tie bars 56 and 58 can also be performed in the same etching step by masking one side of copper strip 41 where the thickness is to be reduced. In such case, steps 14 and 16 can be performed in the same step. Windows, holes, and slots may also be formed by punching them out. In such case, steps 14 and 16 would not be combined. Also, the reduced thickness at tie bars 56 and 58 can be achieved by stamping, coining, or other means.
Copper strip 41 is then treated to prepare it for additional layers. This is a conventional step known to those of ordinary skill in the art in preparation for receiving a flex tape. The flex tape is then attached to copper strip 41. The flex tape includes all of the layers 74, 76, and 83 already patterned. Conventional materials may be used for the flex tape and it may be attached in any manner to copper strip 41. The overall thickness of the flex tape in this example is about 145 microns with the thickness of the tape at about 75 microns, the adhesive at about 25 microns, and the copper traces at about 30 microns, and the solder mask at about 15 microns. These elements are held together by conventional means. After such conventional attachment, IC 60, a semiconductor die, is attached to copper trace 41 in the middle, which is in area 66, as shown in step 22. Wire bonding is then performed as shown in step 24 to electrically attach IC 60 to traces supported by tape 83. As shown in step 26, encapsulant is applied over IC 60. This is conventionally achieved by molding, but any other means could also be used. As shown in step 28 the solder balls are then applied. Then as shown in step 30, the various packaged ICs are singulated. This singulation step is aided by the reduced thickness at tie bars 48-54. Singulation by punching out is an effective technique.
An alternative is to singulate by sawing. Sawing is also aided by having the reduced thickness for tie bars 48-54. Punching in particular has been found to be difficult with existing equipment of tie bars that are 500 microns thick. Punching has been found to be effective for thicknesses less than 250 microns. Thus tie bars 48-54 are preferably not greater than 250 microns. Sawing of copper presents difficulties as well because the copper tends to collect on the saw blades, and this aspect increases significantly with thicker copper. Additional types of cutting, e.g., high pressure water jet, may also be used and benefit from the reduced thickness. Thus the reduced thickness is significant in reducing problems associated with severing the heat spreader from the portion outside the package perimeter. Shown in FIGs. 5 and 6 is an array of encapsulated die 112 attached to heat spreader 114 having saw street grids 118 of reduced thickness. Each of the encapsulated die has under it an array of solder balls 128 that are electrically connected to it via layer 130. The reduced thickness of saw street grids 118 provides for improved ease of cutting the heat spreader to singulate the die. This is analogous to the reduced thickness of tie bars 48-54 of packaged IC 40 of FIGs. 1-4. By having saw street grids 118 at a thickness that is not greater than about half the thickness of heat spreader 114 shown in FIG. 6 between solder balls 128 and encapsulated die 112. In this example, the heat spreader 114 is continuous around each packaged die instead of just at the corners. Thus, cutting must occur completely around each die and not just at the corners. Both FIGs. 1 -4 and FIGs. 5-6 show examples of a die-up configuration, which is the case in which the die is on the opposite side as the solder balls. As an alternative, the die can be in a cavity on the same side as the solder balls and would still benefit from having a reduced thickness in the heat shield in the areas at the package edge for aiding in singulation.
In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. For example, there may be situations in which the extension of the heat spreader could be in a location other than directly under the die. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention.
Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element of any or all the claims. As used herein, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.

Claims

1. A method for making a packaged integrated circuit (IC) comprising: forming a heat spreader in a sheet of thermally conductive material; attaching an IC die in a die up configuration to the heat spreader at a first location of the heat spreader; singulating the heat spreader with the attached IC die from a remaining portion of the sheet wherein the heat spreader extends to at least a portion of an edge of the packaged IC.
2. The method of claim 1 wherein the forming the heat spreader further includes: forming a plurality of wire bond windows in the heat spreader located between the first location and an outer portion of the heat spreader.
3. The method of claim 2 wherein forming the wire bond windows further includes forming at least five thermal connection structures thermally coupling the first portion of the heat spreader with the outer portion of the heat spreader, each thermal connection structure defining at least a portion of a wire bond window of the plurality of wire bond windows.
4. The method of claim 1 wherein the forming the heat spreader further includes forming singulation slots in the sheet around an outer portion of the heat spreader, at least portions of the singulation slots being defined by portions of an edge of the outer portion of the heat spreader.
5. The method of claim 1 further comprising: reducing the thickness of the sheet at a location at an edge of the heat spreader; wherein the singulating the heat spreader with the attached IC die from a remaining portion of the sheet further includes cutting the sheet at the location at the edge of the outer portion.
6. The method of claim 1 further comprising: encapsulating the IC die attached to the heat spreader, the encapsulating further including placing a mold die against the sheet including against the heat spreader at a location near the edge of the heat spreader.
7. A packaged integrated circuit (IC) comprising: an IC die; a heat spreader, the IC die thermally coupled to the heat spreader at a first location of the heat spreader in a die up configuration, the heat spreader extends to at least a portion of an edge of the packaged IC.
8. The packaged IC of claim 7 wherein the heat spreader defines a wire bond window located between the first location and an outer portion of the heat spreader.
9. The packaged IC of claim 8 further comprising: a wire bond extending from a die bond pad on the IC die into the wire bond window to a wire bond finger.
10. The packaged IC of claim 9 wherein the IC die is located at a first planar side of the heat spreader, wherein the wire bond finger is attached to a flex tape that is attached to a second planar side of the heat spreader opposite the first planar side.
11. The packaged IC of claim 7 wherein the heat spreader includes a copper sheet having defined windows, the sheet extends out to at least a portion of the edge of the packaged IC.
12. The packaged IC of claim 7 further comprising: a plurality of balls located at a planar side of the package at a first planar side of the heat spreader, wherein the IC die is located at a second planar side of the heat spreader opposite of the first planar side of the heat spreader.
13. The packaged IC of claim 7 wherein the heat spreader further defines a plurality of wire bond windows located between the first location and an outer portion of the heat spreader, the heat spreader further including at least five thermal connection structures thermally coupling the first location with the outer portion, each thermal connection structure defining at least a portion of a wire bond window of the plurality of wire bond windows.
14. The IC package of claim 7 wherein the heat spreader includes copper.
15. A method for making a packaged integrated circuit (IC) comprising: forming a heat spreader in a sheet of thermally conductive material, wherein the forming includes reducing the thickness of the sheet at a location at an edge of the heat spreader; attaching an IC die to the heat spreader at a first location of the heat spreader; singulating the heat spreader with the attached IC die from a remaining portion of the sheet, wherein the singulating further includes cutting the sheet at the location at the edge of the heat spreader.
16. The method of claim 15 wherein the reducing the thickness of the sheet further includes etching a portion of the sheet at the location at the edge.
17. The method of claim 16 wherein the etching a portion of the sheet further includes etching a first planar side of the sheet at the location and not a second planar side of the sheet at the location, wherein the first planar side is opposite the second planar side.
18. The method of claim 17 wherein the die is attached to the heat spreader at a second planar side of the sheet.
19. The method of claim 15 wherein the reducing the thickness of the sheet further includes coining a portion of the sheet at the location at the edge.
20. The method of claim 15 wherein the forming a heat spreader further includes forming a first singulation slot in the sheet and forming a second singulation slot in the sheet generally orthogonal with respect to the first singulation slot, wherein the location extends from the first singulation slot to the second singulation slot.
21. The method of claim 15 wherein the edge of the heat spreader includes four sides, wherein the location at the edge of the heat spreader is located along at least a majority of a side of the four sides.
22. The method of claim 15 wherein: the forming a heat spreader in the sheet further includes forming a plurality of heat spreaders in the sheet; wherein the reducing the thickness of the sheet at a location at an edge of the heat spreader further includes reducing the thickness of the sheet at a plurality of locations with each location of the plurality at an edge of two adjacent heat spreaders of the plurality of heat spreaders; wherein the attaching an IC die to the heat spreader further includes attaching each of a plurality of IC die to each of the plurality of heat spreaders at a first location of the each of the heat spreader; encapsulating at least a portion of a first side of the sheet including encapsulating the plurality of IC dies in an encapsulate; wherein the singulating the heat spreader with the attached IC die from a remaining portion of the sheet further includes singulating the plurality of heat spreaders with an attached IC die of the plurality of IC die, wherein the cutting the sheet at the location at the edge of the heat spreader further includes cutting the sheet of at the plurality of locations and cutting the encapsulate at locations above the plurality of locations.
23. The method of claim 15 wherein the location is at a corner of the heat spreader.
24. The method of claim 23 wherein the reducing the thickness of the sheet at the location at the edge of the heat spreader further includes reducing the thickness of the sheet at a plurality of locations at the edge wherein each location of the plurality is at a corner of the heat spreader.
25. The method of claim 15 wherein: the sheet has a strip form, the strip form having a length and a width; the forming a heat spreader in a sheet further includes forming a plurality of heat spreaders in the sheet along the length of the sheet in a one deep configuration along the width.
26. A packaged integrated circuit (IC) comprising: an IC die; a heat spreader, the IC die thermally coupled to the heat spreader, the heat spreader including a sheet of thermally conductive material, an edge portion of the sheet being located at a portion of an edge of the packaged IC, the edge portion having a thickness which is less than a thickness of other portions of the sheet located at an interior of the packaged IC.
27. The packaged IC of claim 26 wherein the edge portion is located at a corner of the packaged IC.
28. The packaged IC of claim 26 wherein the edge portion is located along at least a majority of a side of the packaged IC.
29. A sheet of thermally conductive material comprising: a plurality of unsingulated heat spreaders formed in the sheet; a plurality of locations in the sheet having a reduced thickness, wherein each of the locations is at an edge of an unsingulated heat spreader of the plurality of unsingulated heat spreaders.
30. The sheet of claim 29 wherein each of the locations is located at a corner of an unsingulated heat spreader of the plurality of unsingulated heat spreaders.
31. The sheet of claim 29 wherein each of the locations is located along at least a majority of a side of an unsingulated heat spreader of the plurality of unsingulated heat spreaders.
32. A packaged integrated circuit (IC) comprising: an IC die; a heat spreader thermally coupled the heat spreader, the heat spreader including an extension that extends out from a planar side of the heat spreader; a plurality of solder balls thermally and electrically attached to a surface of the extension.
33. The packaged IC of claim 32 further comprising: a layer of tape attached to portions of the planar side of the heat spreader, the layer of tape defining a window, the extension located in the window.
34. The packaged IC of claim 33 further comprising
A second plurality of balls attached to the tape, wherein the second plurality of balls is coplanar with the plurality of balls.
35. The packaged IC of claim 32 wherein the IC die is located at a second planar side of the heat spreader at a first location, the second planar side is opposite the first planar side, wherein the extension includes at least a portion located under the first location.
36. A method for making a packaged integrated circuit (IC) comprising: forming a heat spreader in a sheet of thermally conductive material; wherein the forming includes forming an extension that extends from a planar side of the heat spreader, wherein the extension is formed by reducing the thickness of the sheet at least at locations adjacent to the extension; attaching an IC die to the heat spreader.
37. The method of claim 36 wherein the reducing the thickness further includes etching the sheet at least at locations adjacent to the extension.
38. The method of claim 36 further comprising: soldering a plurality of balls to the extension.
39. The method of claim 36 wherein the IC die is attached to a second planar side of the heat spreader at a first location, wherein the second planar side is opposite the planar side, wherein at least a portion of the extension is located under the first location.
PCT/US2004/011873 2003-04-26 2004-04-16 A packaged integrated circuit having a heat spreader and method therefor WO2004097896A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/553,529 US20070031996A1 (en) 2003-04-26 2004-04-16 Packaged integrated circuit having a heat spreader and method therefor

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
MYPI20031587 2003-04-26
MYPI20031587 2003-04-26

Publications (2)

Publication Number Publication Date
WO2004097896A2 true WO2004097896A2 (en) 2004-11-11
WO2004097896A3 WO2004097896A3 (en) 2005-05-06

Family

ID=33411854

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2004/011873 WO2004097896A2 (en) 2003-04-26 2004-04-16 A packaged integrated circuit having a heat spreader and method therefor

Country Status (3)

Country Link
US (1) US20070031996A1 (en)
TW (1) TW200511537A (en)
WO (1) WO2004097896A2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7573131B2 (en) 2006-10-27 2009-08-11 Compass Technology Co., Ltd. Die-up integrated circuit package with grounded stiffener
US7788960B2 (en) 2006-10-27 2010-09-07 Cummins Filtration Ip, Inc. Multi-walled tube and method of manufacture
US9330997B1 (en) 2014-03-14 2016-05-03 Altera Corporation Heat spreading structures for integrated circuits
US11737728B2 (en) * 2017-03-07 2023-08-29 Philips Image Guided Therapy Corporation Ultrasound imaging device with thermally conductive plate

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI283056B (en) * 2005-12-29 2007-06-21 Siliconware Precision Industries Co Ltd Circuit board and package structure thereof
US8169067B2 (en) * 2006-10-20 2012-05-01 Broadcom Corporation Low profile ball grid array (BGA) package with exposed die and method of making same
US7554194B2 (en) * 2006-11-08 2009-06-30 Amkor Technology, Inc. Thermally enhanced semiconductor package
US9466545B1 (en) 2007-02-21 2016-10-11 Amkor Technology, Inc. Semiconductor package in package
US8643147B2 (en) 2007-11-01 2014-02-04 Taiwan Semiconductor Manufacturing Company, Ltd. Seal ring structure with improved cracking protection and reduced problems
US7906836B2 (en) * 2008-11-14 2011-03-15 Taiwan Semiconductor Manufacturing Company, Ltd. Heat spreader structures in scribe lines
US9543226B1 (en) * 2015-10-07 2017-01-10 Coriant Advanced Technology, LLC Heat sink for a semiconductor chip device

Citations (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4771330A (en) * 1987-05-13 1988-09-13 Lsi Logic Corporation Wire bonds and electrical contacts of an integrated circuit device
US5087961A (en) * 1987-01-28 1992-02-11 Lsi Logic Corporation Semiconductor device package
US5216278A (en) * 1990-12-04 1993-06-01 Motorola, Inc. Semiconductor device having a pad array carrier package
US5281556A (en) * 1990-05-18 1994-01-25 Shinko Electric Industries Co., Ltd. Process for manufacturing a multi-layer lead frame having a ground plane and a power supply plane
US5285352A (en) * 1992-07-15 1994-02-08 Motorola, Inc. Pad array semiconductor device with thermal conductor and process for making the same
US5693572A (en) * 1993-12-20 1997-12-02 Sgs-Thomson Microelectronics, Inc. Ball grid array integrated circuit package with high thermal conductivity
US5717252A (en) * 1994-07-25 1998-02-10 Mitsui High-Tec, Inc. Solder-ball connected semiconductor device with a recessed chip mounting area
US5811876A (en) * 1995-04-27 1998-09-22 Nec Corporation Semiconductor device with film carrier package structure
US5854094A (en) * 1992-07-28 1998-12-29 Shinko Electric Industries Co., Ltd. Process for manufacturing metal plane support for multi-layer lead frames
US5874784A (en) * 1995-10-25 1999-02-23 Sharp Kabushiki Kaisha Semiconductor device having external connection terminals provided on an interconnection plate and fabrication process therefor
US5914531A (en) * 1994-02-10 1999-06-22 Hitachi, Ltd. Semiconductor device having a ball grid array package structure using a supporting frame
US5979912A (en) * 1997-07-09 1999-11-09 Cook; Harold D. Heavy-metal shrink fit cutting tool mount
US5987744A (en) * 1996-04-10 1999-11-23 Prolinx Labs Corporation Method for supporting one or more electronic components
US6109369A (en) * 1999-01-29 2000-08-29 Delphi Technologies, Inc. Chip scale package
US6242281B1 (en) * 1998-06-10 2001-06-05 Asat, Limited Saw-singulated leadless plastic chip carrier
US6281568B1 (en) * 1998-10-21 2001-08-28 Amkor Technology, Inc. Plastic integrated circuit device package and leadframe having partially undercut leads and die pad
US6282094B1 (en) * 1999-04-12 2001-08-28 Siliconware Precision Industries, Co., Ltd. Ball-grid array integrated circuit package with an embedded type of heat-dissipation structure and method of manufacturing the same
US6352879B1 (en) * 1998-01-14 2002-03-05 Sharp Kabushiki Kaisha Semiconductor device and method of manufacturing the same
US6365432B1 (en) * 1994-03-18 2002-04-02 Hitachi Chemical Company, Ltd. Fabrication process of semiconductor package and semiconductor package
US20020171144A1 (en) * 2001-05-07 2002-11-21 Broadcom Corporation Die-up ball grid array package with a heat spreader and method for making the same
US6498099B1 (en) * 1998-06-10 2002-12-24 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation
US20030001252A1 (en) * 2000-03-25 2003-01-02 Ku Jae Hun Semiconductor package including stacked chips
US6573612B1 (en) * 1999-07-30 2003-06-03 Sharp Kabushiki Kaisha Resin-encapsulated semiconductor device including resin extending beyond edge of substrate
US6585905B1 (en) * 1998-06-10 2003-07-01 Asat Ltd. Leadless plastic chip carrier with partial etch die attach pad
US6611047B2 (en) * 2001-10-12 2003-08-26 Amkor Technology, Inc. Semiconductor package with singulation crease
US20030203539A1 (en) * 2002-04-29 2003-10-30 Shafidul Islam Partially patterned lead frames and methods of making and using the same in semiconductor packaging
US6686226B1 (en) * 1994-02-10 2004-02-03 Hitachi, Ltd. Method of manufacturing a semiconductor device a ball grid array package structure using a supporting frame
US6770959B2 (en) * 2000-12-15 2004-08-03 Silconware Precision Industries Co., Ltd. Semiconductor package without substrate and method of manufacturing same

Patent Citations (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5087961A (en) * 1987-01-28 1992-02-11 Lsi Logic Corporation Semiconductor device package
US4771330A (en) * 1987-05-13 1988-09-13 Lsi Logic Corporation Wire bonds and electrical contacts of an integrated circuit device
US5281556A (en) * 1990-05-18 1994-01-25 Shinko Electric Industries Co., Ltd. Process for manufacturing a multi-layer lead frame having a ground plane and a power supply plane
US5216278A (en) * 1990-12-04 1993-06-01 Motorola, Inc. Semiconductor device having a pad array carrier package
US5285352A (en) * 1992-07-15 1994-02-08 Motorola, Inc. Pad array semiconductor device with thermal conductor and process for making the same
US5854094A (en) * 1992-07-28 1998-12-29 Shinko Electric Industries Co., Ltd. Process for manufacturing metal plane support for multi-layer lead frames
US5693572A (en) * 1993-12-20 1997-12-02 Sgs-Thomson Microelectronics, Inc. Ball grid array integrated circuit package with high thermal conductivity
US5914531A (en) * 1994-02-10 1999-06-22 Hitachi, Ltd. Semiconductor device having a ball grid array package structure using a supporting frame
US20040063272A1 (en) * 1994-02-10 2004-04-01 Hitachi, Ltd. Semiconductor devices and methods of making the devices
US6686226B1 (en) * 1994-02-10 2004-02-03 Hitachi, Ltd. Method of manufacturing a semiconductor device a ball grid array package structure using a supporting frame
US6114192A (en) * 1994-02-10 2000-09-05 Hitachi, Ltd. Method of manufacturing a semiconductor device having a ball grid array package structure using a supporting frame
US6746897B2 (en) * 1994-03-18 2004-06-08 Naoki Fukutomi Fabrication process of semiconductor package and semiconductor package
US6365432B1 (en) * 1994-03-18 2002-04-02 Hitachi Chemical Company, Ltd. Fabrication process of semiconductor package and semiconductor package
US5717252A (en) * 1994-07-25 1998-02-10 Mitsui High-Tec, Inc. Solder-ball connected semiconductor device with a recessed chip mounting area
US5811876A (en) * 1995-04-27 1998-09-22 Nec Corporation Semiconductor device with film carrier package structure
US5874784A (en) * 1995-10-25 1999-02-23 Sharp Kabushiki Kaisha Semiconductor device having external connection terminals provided on an interconnection plate and fabrication process therefor
US5987744A (en) * 1996-04-10 1999-11-23 Prolinx Labs Corporation Method for supporting one or more electronic components
US5979912A (en) * 1997-07-09 1999-11-09 Cook; Harold D. Heavy-metal shrink fit cutting tool mount
US6352879B1 (en) * 1998-01-14 2002-03-05 Sharp Kabushiki Kaisha Semiconductor device and method of manufacturing the same
US6585905B1 (en) * 1998-06-10 2003-07-01 Asat Ltd. Leadless plastic chip carrier with partial etch die attach pad
US6242281B1 (en) * 1998-06-10 2001-06-05 Asat, Limited Saw-singulated leadless plastic chip carrier
US6498099B1 (en) * 1998-06-10 2002-12-24 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation
US6281568B1 (en) * 1998-10-21 2001-08-28 Amkor Technology, Inc. Plastic integrated circuit device package and leadframe having partially undercut leads and die pad
US6521987B1 (en) * 1998-10-21 2003-02-18 Amkor Technology, Inc. Plastic integrated circuit device package and method for making the package
US6109369A (en) * 1999-01-29 2000-08-29 Delphi Technologies, Inc. Chip scale package
US6282094B1 (en) * 1999-04-12 2001-08-28 Siliconware Precision Industries, Co., Ltd. Ball-grid array integrated circuit package with an embedded type of heat-dissipation structure and method of manufacturing the same
US6573612B1 (en) * 1999-07-30 2003-06-03 Sharp Kabushiki Kaisha Resin-encapsulated semiconductor device including resin extending beyond edge of substrate
US20030001252A1 (en) * 2000-03-25 2003-01-02 Ku Jae Hun Semiconductor package including stacked chips
US6759737B2 (en) * 2000-03-25 2004-07-06 Amkor Technology, Inc. Semiconductor package including stacked chips with aligned input/output pads
US6770959B2 (en) * 2000-12-15 2004-08-03 Silconware Precision Industries Co., Ltd. Semiconductor package without substrate and method of manufacturing same
US20020171144A1 (en) * 2001-05-07 2002-11-21 Broadcom Corporation Die-up ball grid array package with a heat spreader and method for making the same
US6611047B2 (en) * 2001-10-12 2003-08-26 Amkor Technology, Inc. Semiconductor package with singulation crease
US20030203539A1 (en) * 2002-04-29 2003-10-30 Shafidul Islam Partially patterned lead frames and methods of making and using the same in semiconductor packaging

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7573131B2 (en) 2006-10-27 2009-08-11 Compass Technology Co., Ltd. Die-up integrated circuit package with grounded stiffener
US7788960B2 (en) 2006-10-27 2010-09-07 Cummins Filtration Ip, Inc. Multi-walled tube and method of manufacture
US9330997B1 (en) 2014-03-14 2016-05-03 Altera Corporation Heat spreading structures for integrated circuits
US11737728B2 (en) * 2017-03-07 2023-08-29 Philips Image Guided Therapy Corporation Ultrasound imaging device with thermally conductive plate

Also Published As

Publication number Publication date
US20070031996A1 (en) 2007-02-08
WO2004097896A3 (en) 2005-05-06
TW200511537A (en) 2005-03-16

Similar Documents

Publication Publication Date Title
US20060170081A1 (en) Method and apparatus for packaging an electronic chip
US7259445B2 (en) Thermal enhanced package for block mold assembly
US8729682B1 (en) Conformal shield on punch QFN semiconductor package
US6872599B1 (en) Enhanced solder joint strength and ease of inspection of leadless leadframe package (LLP)
US20050121756A1 (en) Dual gauge leadframe
US20040058478A1 (en) Taped lead frames and methods of making and using the same in semiconductor packaging
US7489021B2 (en) Lead frame with included passive devices
US20070065984A1 (en) Thermal enhanced package for block mold assembly
US8994161B2 (en) Semiconductor device package and methods for producing same
CN209785926U (en) semiconductor device with a plurality of transistors
US20120181676A1 (en) Power semiconductor device packaging
US20080003718A1 (en) Singulation Process for Block-Molded Packages
US20180122731A1 (en) Plated ditch pre-mold lead frame, semiconductor package, and method of making same
US20070031996A1 (en) Packaged integrated circuit having a heat spreader and method therefor
US20130017652A1 (en) Method of manufacturing a semiconductor device package with a heatsink
US7208817B2 (en) Semiconductor device
CN211125636U (en) Semiconductor package
US6847102B2 (en) Low profile semiconductor device having improved heat dissipation
WO2007089209A1 (en) Fabrication of a qfn integrated circuit package
US6576988B2 (en) Semiconductor package
US8866278B1 (en) Semiconductor device with increased I/O configuration
US20120181677A1 (en) Semiconductor device package with two component lead frame
TWI274406B (en) Dual gauge leadframe
JPH0774287A (en) Semiconductor device with heat sink and manufacture of heat sink
US20020025598A1 (en) Lead frame tooling design for bleed barrier groove

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
WWE Wipo information: entry into national phase

Ref document number: 2007031996

Country of ref document: US

Ref document number: 10553529

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 10553529

Country of ref document: US