WO2005099178A3 - Packet processing system architecture and method - Google Patents

Packet processing system architecture and method Download PDF

Info

Publication number
WO2005099178A3
WO2005099178A3 PCT/US2005/010541 US2005010541W WO2005099178A3 WO 2005099178 A3 WO2005099178 A3 WO 2005099178A3 US 2005010541 W US2005010541 W US 2005010541W WO 2005099178 A3 WO2005099178 A3 WO 2005099178A3
Authority
WO
WIPO (PCT)
Prior art keywords
packet
utilized
processing system
packet processing
size
Prior art date
Application number
PCT/US2005/010541
Other languages
French (fr)
Other versions
WO2005099178A2 (en
Inventor
David K Parker
Erik R Swenson
Michael M Yip
Christopher J Young
Original Assignee
Extreme Networks Inc
David K Parker
Erik R Swenson
Michael M Yip
Christopher J Young
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Extreme Networks Inc, David K Parker, Erik R Swenson, Michael M Yip, Christopher J Young filed Critical Extreme Networks Inc
Priority to EP05732724.9A priority Critical patent/EP1735957B1/en
Publication of WO2005099178A2 publication Critical patent/WO2005099178A2/en
Publication of WO2005099178A3 publication Critical patent/WO2005099178A3/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/24—Traffic characterised by specific attributes, e.g. priority or QoS
    • H04L47/2441—Traffic characterised by specific attributes, e.g. priority or QoS relying on flow classification, e.g. using integrated services [IntServ]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/24—Traffic characterised by specific attributes, e.g. priority or QoS
    • H04L47/2425—Traffic characterised by specific attributes, e.g. priority or QoS for supporting services specification, e.g. SLA
    • H04L47/2433—Allocation of priorities to traffic types
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/36—Flow control; Congestion control by determining packet size, e.g. maximum transfer unit [MTU]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/43—Assembling or disassembling of packets, e.g. segmentation and reassembly [SAR]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/901—Buffering arrangements using storage descriptor, e.g. read or write pointers

Abstract

A packet processing system (100) architecture and method are provided. According to a first aspect of the invention, a plurality of quality of service indicators are provided for a packet, each with an assigned priority, and a configurable priority resolution scheme is utilized to select one of the quality of service indicators for assigning to the packet. According to a second aspect of the invention, wide data paths are utilized in selected areas of the system, while avoiding universal utilization of the wide data paths in the system. According to the third aspect of the invention, one or more stacks are utilized to facilitate packet processing. According to a fourth aspect of the invention, a packet size determiner is allocated to a packet from a pool of packet size determiners, and is returned to the pool upon or after determining the size of the packet. According to a fifth aspect of the invention, a packet is buffered upon or after ingress thereof to the system, and a packet for egress from the system assembled from new or modified packet data and unmodified packet data as retrieved directly from the buffer. According to a sixth aspect of the invention, a system for preventing re-ordering of packets in a packet processing system is provided. A seventh aspect of the invention involves any combination of one or more of the foregoing.
PCT/US2005/010541 2004-03-30 2005-03-29 Packet processing system architecture and method WO2005099178A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP05732724.9A EP1735957B1 (en) 2004-03-30 2005-03-29 Packet processing system architecture and method

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/814,552 2004-03-30
US10/814,552 US7385984B2 (en) 2004-03-30 2004-03-30 Packet processing system architecture and method

Publications (2)

Publication Number Publication Date
WO2005099178A2 WO2005099178A2 (en) 2005-10-20
WO2005099178A3 true WO2005099178A3 (en) 2008-10-23

Family

ID=35060470

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/010541 WO2005099178A2 (en) 2004-03-30 2005-03-29 Packet processing system architecture and method

Country Status (3)

Country Link
US (2) US7385984B2 (en)
EP (1) EP1735957B1 (en)
WO (1) WO2005099178A2 (en)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7606263B1 (en) * 2004-03-30 2009-10-20 Extreme Networks, Inc. Packet parser
US8161270B1 (en) 2004-03-30 2012-04-17 Extreme Networks, Inc. Packet data modification processor
US7385984B2 (en) 2004-03-30 2008-06-10 Extreme Networks, Inc. Packet processing system architecture and method
US20060002393A1 (en) * 2004-06-30 2006-01-05 Nokia Inc. Primary control marker data structure
US20060013242A1 (en) * 2004-06-30 2006-01-19 Nokia Inc. Cluster control marker data structure
US7991007B2 (en) * 2004-10-29 2011-08-02 Broadcom Corporation Method and apparatus for hardware packets reassembly in constrained networks
US8170019B2 (en) * 2004-11-30 2012-05-01 Broadcom Corporation CPU transmission of unmodified packets
US7983291B2 (en) * 2005-02-18 2011-07-19 Broadcom Corporation Flexible packet modification engine for a network device
US20060187920A1 (en) * 2005-02-18 2006-08-24 Broadcom Corporation Flexible packet modification engine
US7483429B2 (en) * 2005-05-18 2009-01-27 International Business Machines Corporation Method and system for flexible network processor scheduler and data flow
US8050185B2 (en) * 2005-08-24 2011-11-01 Hewlett-Packard Development Company, L.P. Sampling of network traffic based on CAM lookup
US7710993B1 (en) * 2007-10-31 2010-05-04 Extreme Networks, Inc. Pseudo wire processing in a packet forwarding device
US8102783B1 (en) * 2009-02-04 2012-01-24 Juniper Networks, Inc. Dynamic monitoring of network traffic
US8605732B2 (en) 2011-02-15 2013-12-10 Extreme Networks, Inc. Method of providing virtual router functionality
US9450890B2 (en) * 2013-07-13 2016-09-20 Netronome Systems, Inc. Pipelined egress packet modifier
US9203711B2 (en) 2013-09-24 2015-12-01 International Business Machines Corporation Port mirroring for sampling measurement of network flows
US9401853B2 (en) * 2013-09-24 2016-07-26 International Business Machines Corporation Determining sampling rate from randomly sampled events
US9825884B2 (en) 2013-12-30 2017-11-21 Cavium, Inc. Protocol independent programmable switch (PIPS) software defined data center networks
US9635146B2 (en) 2014-06-19 2017-04-25 Cavium, Inc. Method of using bit vectors to allow expansion and collapse of header layers within packets for enabling flexible modifications and an apparatus thereof
US9531848B2 (en) * 2014-06-19 2016-12-27 Cavium, Inc. Method of using generic modification instructions to enable flexible modifications of packets and an apparatus thereof
US10616380B2 (en) 2014-06-19 2020-04-07 Cavium, Llc Method of handling large protocol layers for configurable extraction of layer information and an apparatus thereof
EA033262B1 (en) * 2014-07-25 2019-09-30 Эс.Пи.Эм. ФЛОУ КОНТРОЛ, ИНК. System and method for reinforcing recirocating pump
US20160337251A1 (en) * 2015-05-14 2016-11-17 Cisco Technology, Inc. Predictive egress packet classification for quality of service
US11757750B2 (en) * 2020-04-15 2023-09-12 Level 3 Communications, Llc Traffic amplification for testing of a networking device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020163909A1 (en) * 2001-05-04 2002-11-07 Terago Communications, Inc. Method and apparatus for providing multi-protocol, multi-stage, real-time frame classification
US20020163935A1 (en) * 2001-05-04 2002-11-07 Terago Communications, Inc. System and method for providing transformation of multi-protocol packets in a data stream

Family Cites Families (61)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6493347B2 (en) * 1996-12-16 2002-12-10 Juniper Networks, Inc. Memory organization in a switching device
US6034957A (en) * 1997-08-29 2000-03-07 Extreme Networks, Inc. Sliced comparison engine architecture and method for a LAN switch
US6295299B1 (en) * 1997-08-29 2001-09-25 Extreme Networks, Inc. Data path architecture for a LAN switch
US6650644B1 (en) * 1998-05-20 2003-11-18 Nortel Networks Limited Method and apparatus for quality of service translation
US6157955A (en) * 1998-06-15 2000-12-05 Intel Corporation Packet processing system including a policy engine having a classification unit
US6452915B1 (en) * 1998-07-10 2002-09-17 Malibu Networks, Inc. IP-flow classification in a wireless point to multi-point (PTMP) transmission system
US6917617B2 (en) * 1998-12-16 2005-07-12 Cisco Technology, Inc. Use of precedence bits for quality of service
JP3645734B2 (en) * 1999-02-24 2005-05-11 株式会社日立製作所 Network relay device and network relay method
US6775280B1 (en) * 1999-04-29 2004-08-10 Cisco Technology, Inc. Methods and apparatus for routing packets using policy and network efficiency information
US6768992B1 (en) * 1999-05-17 2004-07-27 Lynne G. Jolitz Term addressable memory of an accelerator system and method
US7346677B1 (en) * 1999-07-02 2008-03-18 Cisco Technology, Inc. Method and apparatus for creating policies for policy-based management of quality of service treatments of network data traffic flows
US6650660B1 (en) * 1999-07-27 2003-11-18 Pluris, Inc. Apparatus and method for synchronization of multiple data paths and recovery from lost synchronization
US6449656B1 (en) * 1999-07-30 2002-09-10 Intel Corporation Storing a frame header
JP3643507B2 (en) * 1999-09-20 2005-04-27 株式会社東芝 Packet processing apparatus and packet processing method
US6970450B1 (en) * 1999-10-29 2005-11-29 Array Telecom Corporation System, method and computer program product for point-to-point bandwidth conservation in an IP network
US6714987B1 (en) * 1999-11-05 2004-03-30 Nortel Networks Limited Architecture for an IP centric distributed network
US6798746B1 (en) * 1999-12-18 2004-09-28 Cisco Technology, Inc. Method and apparatus for implementing a quality of service policy in a data communications network
US7058064B2 (en) * 2000-02-08 2006-06-06 Mips Technologies, Inc. Queueing system for processors in packet routing operations
US6721316B1 (en) * 2000-02-14 2004-04-13 Cisco Technology, Inc. Flexible engine and data structure for packet header processing
US7116680B1 (en) * 2000-03-02 2006-10-03 Agere Systems Inc. Processor architecture and a method of processing
JP2001251349A (en) * 2000-03-06 2001-09-14 Fujitsu Ltd Packet processor
DE10011667C2 (en) * 2000-03-10 2002-11-21 Infineon Technologies Ag High Speed Router
US6671725B1 (en) * 2000-04-18 2003-12-30 International Business Machines Corporation Server cluster interconnection using network processor
US6807183B1 (en) * 2000-05-09 2004-10-19 Advanced Micro Devices, Inc. Arrangement for reading a prescribed location of a FIFO buffer in a network switch port
US7075926B2 (en) * 2000-05-24 2006-07-11 Alcatel Internetworking, Inc. (Pe) Programmable packet processor with flow resolution logic
JP4168574B2 (en) * 2000-06-02 2008-10-22 株式会社日立製作所 Packet transfer apparatus, packet transfer control method, and packet transfer apparatus setting method
US6914905B1 (en) * 2000-06-16 2005-07-05 Extreme Networks, Inc. Method and system for VLAN aggregation
US7286565B1 (en) * 2000-06-28 2007-10-23 Alcatel-Lucent Canada Inc. Method and apparatus for packet reassembly in a communication switch
US6381242B1 (en) * 2000-08-29 2002-04-30 Netrake Corporation Content processor
US20020075805A1 (en) * 2000-09-22 2002-06-20 Narad Networks, Inc. Broadband system with QOS based packet handling
US7046680B1 (en) * 2000-11-28 2006-05-16 Mci, Inc. Network access system including a programmable access device having distributed service control
US20020103925A1 (en) * 2000-12-06 2002-08-01 Sheth Siddharth C. Generic programmable internet protocol classification technique for a broadband engine
US6914883B2 (en) * 2000-12-28 2005-07-05 Alcatel QoS monitoring system and method for a high-speed DiffServ-capable network element
US20020126673A1 (en) * 2001-01-12 2002-09-12 Nirav Dagli Shared memory
GB2373069B (en) * 2001-03-05 2005-03-23 Ibm Method, apparatus and computer program product for integrating heterogeneous systems
US6957258B2 (en) * 2001-03-28 2005-10-18 Netrake Corporation Policy gateway
US7002974B1 (en) * 2001-03-28 2006-02-21 Netrake Corporation Learning state machine for use in internet protocol networks
US7042848B2 (en) * 2001-05-04 2006-05-09 Slt Logic Llc System and method for hierarchical policing of flows and subflows of a data stream
US7006438B2 (en) * 2001-05-31 2006-02-28 Turin Networks Distributed control of data flow in a network switch
US20020194363A1 (en) * 2001-06-14 2002-12-19 Cypress Semiconductor Corp. Programmable protocol processing engine for network packet devices
ATE433628T1 (en) * 2001-07-10 2009-06-15 Koninkl Philips Electronics Nv GATEWAY FOR CONNECTING NETWORKS
EP2369770A1 (en) * 2001-11-08 2011-09-28 Mitsubishi Denki Kabushiki Kaisha Packet Transmission Method and Packet Transmission Device
KR100451794B1 (en) * 2001-12-28 2004-10-08 엘지전자 주식회사 Method for Interfacing IEEE802.1p and DiffServ
US6842791B2 (en) 2002-03-20 2005-01-11 Intel Corporation Method and apparatus for memory efficient fast VLAN lookups and inserts in hardware-based packet switches
US20030185220A1 (en) * 2002-03-27 2003-10-02 Moshe Valenci Dynamically loading parsing capabilities
JP2003308206A (en) * 2002-04-15 2003-10-31 Fujitsu Ltd Processor device
US7224679B2 (en) * 2002-05-10 2007-05-29 Texas Instruments Incorporated Dynamic update of quality of service (Qos) parameter set
US7340535B1 (en) * 2002-06-04 2008-03-04 Fortinet, Inc. System and method for controlling routing in a virtual router system
US7161904B2 (en) * 2002-06-04 2007-01-09 Fortinet, Inc. System and method for hierarchical metering in a virtual router based network switch
US7304991B2 (en) * 2002-06-18 2007-12-04 International Business Machines Corporation Minimizing memory accesses for a network implementing differential services over multi-protocol label switching
US7218647B2 (en) * 2002-06-27 2007-05-15 International Business Machines Corporation Method and apparatus for implementing frame header alterations
US7224701B2 (en) * 2002-06-27 2007-05-29 International Business Machines Corporation Method and apparatus for implementing frame header alterations using byte-wise arithmetic logic units
CN100440825C (en) * 2003-01-28 2008-12-03 华为技术有限公司 System and method for switchingin and transmission of different data frames in digital transmission network
JP4355188B2 (en) * 2003-10-03 2009-10-28 株式会社日立製作所 Packet transfer device
US7451203B2 (en) * 2003-12-22 2008-11-11 Hewlett-Packard Development Company, L.P. Method and system for communicating between a management station and at least two networks having duplicate internet protocol addresses
US20050159166A1 (en) * 2004-01-21 2005-07-21 Telefonaktiebolaget Lm Ericsson (Publ) Quality of service controlled link adaptation
US7613209B1 (en) * 2004-03-30 2009-11-03 Extreme Networks, Inc. System and method for egress packet marking
US7304996B1 (en) * 2004-03-30 2007-12-04 Extreme Networks, Inc. System and method for assembling a data packet
US7385984B2 (en) 2004-03-30 2008-06-10 Extreme Networks, Inc. Packet processing system architecture and method
US7463628B2 (en) * 2004-03-30 2008-12-09 Extreme Networks, Inc. Packet data modification processor command instruction set
US7292591B2 (en) 2004-03-30 2007-11-06 Extreme Networks, Inc. Packet processing system architecture and method

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020163909A1 (en) * 2001-05-04 2002-11-07 Terago Communications, Inc. Method and apparatus for providing multi-protocol, multi-stage, real-time frame classification
US20020163935A1 (en) * 2001-05-04 2002-11-07 Terago Communications, Inc. System and method for providing transformation of multi-protocol packets in a data stream

Also Published As

Publication number Publication date
EP1735957A4 (en) 2011-06-08
US20050226253A1 (en) 2005-10-13
US20080008099A1 (en) 2008-01-10
EP1735957B1 (en) 2018-07-18
WO2005099178A2 (en) 2005-10-20
US7385984B2 (en) 2008-06-10
EP1735957A2 (en) 2006-12-27
US7822038B2 (en) 2010-10-26

Similar Documents

Publication Publication Date Title
WO2005099178A3 (en) Packet processing system architecture and method
US8289915B2 (en) Method and system for using logical resources
EP1650908A3 (en) Internal load balancing in a data switch using distributed network process
TWI550411B (en) System and method for hierarchical adaptive dynamic egress port and queue buffer management
WO2007022428A3 (en) Systems, methods, and apparatus for table construction and use in image processing
CA2586837A1 (en) Method and apparatus for multiplexing data packets
WO2007047865A3 (en) Coalescence of disparate quality of service matrics via programmable mechanism
EP2224651A3 (en) Method and apparatus for admission control of data in a mesh network
CN101313608A (en) Efficient wireless transmission opportunity handoff
WO2006066351A3 (en) An improved paging system
WO2004095783A3 (en) Method and device for controlling data packet traffic at the input of a network
JP2010504023A5 (en)
WO2007098307A3 (en) Handover between radio networks
WO2006068839A3 (en) Processing platform selection method for data packet filter installation
EP1795867A3 (en) Method for setting destination based on identifier of moving object and method for providing position information
JP4700063B2 (en) Real-time packet processing system and method
WO2009059918A3 (en) Data processing system and method for managing available resources of a data processing system provided, in particular, for controlling an industrial robot
WO2008122669A3 (en) Method for setting up a number of operating units in a lift system having a number of floors
WO2006041710A3 (en) Packet transmission redundancy selection apparatus and method
WO2007093879A3 (en) Apparatus, method and computer program product providing selection of packet segmentation
EP1884874A4 (en) Information processing unit, system and method, and processor
EP2615798A3 (en) Message transmission in a network
EP1720283A3 (en) Video/audio network
EP1919145A3 (en) Storage system and communication bandwidth control method
EP1895773A3 (en) Method and apparatus to reverse play with minimal delay

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

WWW Wipo information: withdrawn in national office

Country of ref document: DE

WWE Wipo information: entry into national phase

Ref document number: 2005732724

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2005732724

Country of ref document: EP