WO2006085282A3 - Architecture for writing data to non-memory addressable embedded devices - Google Patents
Architecture for writing data to non-memory addressable embedded devices Download PDFInfo
- Publication number
- WO2006085282A3 WO2006085282A3 PCT/IB2006/050434 IB2006050434W WO2006085282A3 WO 2006085282 A3 WO2006085282 A3 WO 2006085282A3 IB 2006050434 W IB2006050434 W IB 2006050434W WO 2006085282 A3 WO2006085282 A3 WO 2006085282A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- memory
- addressable
- architecture
- driver
- application
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/393—Arrangements for updating the contents of the bit-mapped memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/20—Employing a main memory using a specific memory technology
- G06F2212/206—Memory mapped I/O
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/12—Frame memory handling
- G09G2360/125—Frame memory handling using unified memory architecture [UMA]
Abstract
The present invention relates to a driver architecture and method for enabling an application (10) to write data to a non-memory addressable embedded device wherein at least a portion of an addressable memory is allocated to the application (10) and a content written to the addressable memory space is flushed to a memory (30) of the non-memory addressable embedded device. The driver (20) will then flush at certain moments, either determined by the driver (20) itself or initiated by the application (10), the data from the virtual video memory to the real memory (30). Thereby, drivers for non-memory addressable display adapters are enabled to actively write to a display. As a result, the adaptors can be used in combination with any popular open source architecture.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP05101057.7 | 2005-02-14 | ||
EP05101057 | 2005-02-14 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2006085282A2 WO2006085282A2 (en) | 2006-08-17 |
WO2006085282A3 true WO2006085282A3 (en) | 2006-10-26 |
Family
ID=36685738
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB2006/050434 WO2006085282A2 (en) | 2005-02-14 | 2006-02-09 | Architecture for writing data to non-memory addressable embedded devices |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2006085282A2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7932902B2 (en) | 2007-09-25 | 2011-04-26 | Microsoft Corporation | Emitting raster and vector content from a single software component |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6067098A (en) * | 1994-11-16 | 2000-05-23 | Interactive Silicon, Inc. | Video/graphics controller which performs pointer-based display list video refresh operation |
US20010038387A1 (en) * | 1999-11-30 | 2001-11-08 | Takatoshi Tomooka | Image display method, image display system, host device, image display device and display interface |
US20010043226A1 (en) * | 1997-11-18 | 2001-11-22 | Roeljan Visser | Filter between graphics engine and driver for extracting information |
WO2005083672A2 (en) * | 2004-02-24 | 2005-09-09 | Qualcomm Incorporated | Display processor for a wireless device |
-
2006
- 2006-02-09 WO PCT/IB2006/050434 patent/WO2006085282A2/en not_active Application Discontinuation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6067098A (en) * | 1994-11-16 | 2000-05-23 | Interactive Silicon, Inc. | Video/graphics controller which performs pointer-based display list video refresh operation |
US20010043226A1 (en) * | 1997-11-18 | 2001-11-22 | Roeljan Visser | Filter between graphics engine and driver for extracting information |
US20010038387A1 (en) * | 1999-11-30 | 2001-11-08 | Takatoshi Tomooka | Image display method, image display system, host device, image display device and display interface |
WO2005083672A2 (en) * | 2004-02-24 | 2005-09-09 | Qualcomm Incorporated | Display processor for a wireless device |
Also Published As
Publication number | Publication date |
---|---|
WO2006085282A2 (en) | 2006-08-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2005091774A3 (en) | Graphics device clustering with pci-express | |
WO2008055270A3 (en) | Writing to asymmetric memory | |
WO2007062256A3 (en) | Microcontroller based flash memory digital controller system | |
WO2006113334A3 (en) | In-line non volatile memory disk read cache and write buffer | |
EP1645923A3 (en) | Screen creating device | |
WO2010088042A3 (en) | Memory having negative voltage write assist circuit and method therefor | |
WO2004095212A3 (en) | Memory management in a data processing system | |
TW200502954A (en) | Cache integrity apparatus, systems, and methods | |
WO2006017198A3 (en) | Architecture for rendering graphics on output devices | |
TW200721016A (en) | Memory system and method of writing into nonvolatile semiconductor memory | |
WO2005104740A3 (en) | Gpu rendering to system memory | |
WO2007134247A3 (en) | Dynamic cell bit resolution | |
WO2004059651A3 (en) | Nonvolatile memory unit with specific cache | |
WO2007139901A3 (en) | Method and apparatus for improving storage performance using a background erase | |
WO2007005562A3 (en) | Shared file system management between independent operating systems | |
WO2008019218A3 (en) | Phased garbage collection | |
EP1970831A3 (en) | Storage apparatus | |
WO2007076214A3 (en) | Media card with command pass through mechanism | |
WO2009155022A3 (en) | Hybrid memory management | |
TW200620305A (en) | Memory card, semiconductor device, and method of controlling semiconductor memory | |
TW200834304A (en) | Non-volatile semiconductor memory system and data write method thereof | |
WO2006118667A3 (en) | Prefetching across a page boundary | |
WO2009017085A1 (en) | Navigation device and image management method | |
WO2005082037A3 (en) | Intelligent solid state disk with hot-swappable components | |
TW200703360A (en) | Page buffer architecture for programming, erasing and reading nanoscale resistive memory devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 06710870 Country of ref document: EP Kind code of ref document: A2 |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 6710870 Country of ref document: EP |