WO2006124085A2 - Memory module system and method - Google Patents

Memory module system and method Download PDF

Info

Publication number
WO2006124085A2
WO2006124085A2 PCT/US2006/004690 US2006004690W WO2006124085A2 WO 2006124085 A2 WO2006124085 A2 WO 2006124085A2 US 2006004690 W US2006004690 W US 2006004690W WO 2006124085 A2 WO2006124085 A2 WO 2006124085A2
Authority
WO
WIPO (PCT)
Prior art keywords
substrate
flex
edge
csps
circuit
Prior art date
Application number
PCT/US2006/004690
Other languages
French (fr)
Other versions
WO2006124085A3 (en
Inventor
Russell Rapport
Paul Goodwin
James W. Cady
Original Assignee
Staktek Group L.P.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Staktek Group L.P. filed Critical Staktek Group L.P.
Priority to JP2008512265A priority Critical patent/JP2008541293A/en
Publication of WO2006124085A2 publication Critical patent/WO2006124085A2/en
Publication of WO2006124085A3 publication Critical patent/WO2006124085A3/en
Priority to HK09100449.8A priority patent/HK1121287A1/en

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/117Pads along the edge of rigid circuit boards, e.g. for pluggable connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/02Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/04Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/147Structural association of two or more printed circuits at least one of the printed circuits being bent or folded, e.g. by using a flexible printed circuit
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/189Printed circuits structurally associated with non-printed electric components characterised by the use of a flexible or folded printed circuit
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/141One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/05Flexible printed circuits [FPCs]
    • H05K2201/056Folded around rigid support or component
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09372Pads and lands
    • H05K2201/09445Pads for connections not located at the edge of the PCB, e.g. for flexible circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10159Memory
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10189Non-printed connector
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431Details of mounted components
    • H05K2201/1056Metal over component, i.e. metal plate over component mounted on or embedded in PCB
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10734Ball grid array [BGA]; Bump grid array
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/15Position of the PCB during processing
    • H05K2203/1572Processing both sides of a PCB by the same process; Providing a similar arrangement of components on both sides; Making interlayer connections from two sides
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0058Laminating printed circuit boards onto other substrates, e.g. metallic substrates
    • H05K3/0061Laminating printed circuit boards onto other substrates, e.g. metallic substrates onto a metallic substrate, e.g. a heat sink
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4688Composite multilayer circuits, i.e. comprising insulating layers having different properties
    • H05K3/4691Rigid-flexible multilayer circuits comprising rigid and flexible layers, e.g. having in the bending regions only flexible layers

Definitions

  • the present invention relates to systems and methods for creating high density circuit modules.
  • DIMM Device In-line Memory Module
  • a typical DIMM includes a conventional PCB (printed circuit board) with memory devices and supporting digital logic devices mounted on both sides.
  • the DIMM is typically mounted in the host computer system by inserting a contact-bearing interface edge of the DIMM into an edge connector socket.
  • Systems that employ DIMMs provide limited space for such devices and conventional DIMM- based solutions have typically provided only a moderate amount of memory expansion.
  • the FB-DIMM circuit solution is expected to offer practical motherboard memory capacities of up to about 192 gigabytes with six channels and eight DIMMs per channel and two ranks per DIMM using one gigabit DRAMs. This solution should also be adaptable to next generation technologies and should exhibit significant downward compatibility.
  • DIMMs and similar modules A variety of techniques and systems for enhancing the capacity of DIMMs and similar modules are known. For example, multiple die may be packaged in a single IC package. A DIMM module may then be populated with such multi-die devices. However, multi-die fabrication and testing is complicated and few memory and other circuit designs are available in multi-die packages.
  • a circuit module in which two secondary substrates or cards or a rigid flex assembly are populated with integrated circuits (ICs).
  • the secondary substrates or rigid portions of the rigid flex assembly are connected with flexible portions of flex circuitry.
  • One side of the flex circuitry exhibits contacts adapted for connection to an edge connector.
  • the flex circuitry is wrapped about an edge of a preferably metallic substrate to dispose one of the two secondary substrates on a first side of the substrate and the other of the secondary substrates on the second side of the substrate.
  • Fig. 1 is a depiction of a module devised in accordance with a preferred embodiment of the present invention.
  • Fig. 2 depicts a secondary substrate as may be employed in a preferred embodiment of the present invention.
  • Fig. 3 depicts a first side of a flex circuit devised in accordance with a preferred embodiment of the present invention.
  • Fig. 4 depicts a cross-sectional view of a module devised in accordance with a preferred embodiment of the present invention.
  • Fig. 5 is a close up depiction of the area of Fig. 4 identified by A.
  • Fig. 6 is a magnified depiction of the area of Fig. 4 identified by B.
  • Fig. 7 is an exploded cross section of a flex circuit employed in an alternate preferred embodiment of the present invention.
  • Fig. 8 is another embodiment of the present invention.
  • Fig. 9 depicts yet another embodiment of the present invention.
  • Fig. 10 depicts a module in accordance with an embodiment of the present invention.
  • FIG. 11 is an enlarged depiction of an example connector employed in an alternative embodiment of the present invention.
  • Fig. 12 depicts yet another embodiment having a two part substrate.
  • Fig. 1 depicts module 10 devised in accordance with a preferred embodiment of the present invention.
  • ICs 18 which are, in the depicted embodiment, chip-scale packaged memory devices.
  • a portion of flex circuit 12 is shown along lower edge of primary substrate 14.
  • Expansion or edge connector module contacts 20 are disposed along side 8 of flex circuit 12 and, in preferred embodiments, some expansion or edge connector module contacts 20 will be exhibited on each of the two sides of module 10 although in some embodiments, the edge connector or module contacts 20 may be present on only one side of module 10.
  • Primary substrate 14 may be PCB material or F4 board, for example, or, in preferred embodiments, it will be a metallic material such as, for example, a metallic alloy or mixture, or copper or aluminum, for example, to allow more effective thermal management.
  • chip-scale or "CSP" shall refer to integrated circuitry of any function with an array package providing connection to one or more die through contacts (often embodied as "bumps” or “balls” for example) distributed across a major surface of the package or die.
  • CSP does not refer to leaded devices that provide connection to an integrated circuit within the package through leads emergent from at least one side of the periphery of the package such as, for example, a TSOP.
  • Embodiments of the present invention may be employed with leaded or CSP devices or other devices in both packaged and unpackaged forms but where the term CSP is used, the above definition for CSP should be adopted. Consequently, although CSP excludes leaded devices, references to CSP are to be broadly construed to include the large variety of array devices (and not to be limited to memory only) and whether die-sized or other size such as BGA and micro BGA as well as flip-chip. As those of skill will understand after appreciating this disclosure, some embodiments of the present invention may be devised to employ stacks of ICs each disposed where an IC 18 is indicated in the exemplar Figs.
  • Multiple integrated circuit die may be included in a package depicted as a single IC 18.
  • memory ICs are used in accordance with the invention to provide a memory expansion board or module.
  • Various other embodiments may, however, employ a variety of integrated circuits and other components. Such variety may include microprocessors, FPGA' s, RF transceiver circuitry, and digital logic, as a list of non-limiting examples, or other circuits or systems which may benefit from enhanced high-density circuit board or module capability.
  • IC 18 may be devices of a first primary function or type such as, for example, memory, while other devices such as depicted circuit 19 may be devices of a second primary function or type such as, for example, signal buffers, one example of which is the Advanced Memory Buffer ("AMB") in the fully- buffered circuitry design for modules.
  • IC 19 may also be, for example, a thermal sensor that generates one or more signals which may be employed in determinations of the heat accumulation or temperature of module 10.
  • Integrated circuit 19 may also be, for example, a graphics processor for graphics processing. When circuit 19 is a thermal sensor, it may mounted on the inner face of secondary substrate 21 relative to primary substrate 14 of module 10 to more accurately be able to sense the thermal condition of module 10.
  • Circuit 19 depicted on Figs. 1 and 2 should be understood to not have been depicted to accurate scale but merely as an exemplar.
  • Fig. 2 depicts an exemplar secondary substrate 21 populated with a group of ICs 18 of a first primary function. As will be illustrated, several embodiments may be devised that will exhibit first and second secondary substrates each populated with a group of CSPs.
  • Secondary substrate 21 may be composed from a variety of materials and, typically, will be comprised from a PCB material although other materials known in the art may be employed as secondary substrates in accordance with the invention.
  • secondary substrate 21 may be provided by the rigid portion of an integrated rigid flex structure that provides mounting fields for ICs 18, ICs 19, and other circuitry such as registers and PLLs, for example, and a flexible portion that transits about primary substrate 14 or extends to flex edge connectors mounted on primary substrate 14.
  • Fig. 3 depicts side 8 of a preferred flex circuit 12 ("flex", “flex circuitry”, “flexible circuit”, “flexible circuitry”) used in constructing a module according to a preferred embodiment of the present invention.
  • the flexible circuitry maintains a substantially continuous and controlled impedance circuit across the flexible circuit.
  • Flex circuit 12 is preferably made from one or more conductive layers supported by one or more flexible substrate layers as described with further detail in Fig. 7 herein.
  • the entirety of the flex circuit 12 may be flexible or, as those of skill in the art will recognize, the flexible circuit 12 may be made flexible in certain areas to allow conformability to required shapes or bends, and rigid in other areas to provide the planar mounting surfaces of secondary substrate 21. In such cases where rigid-flex is employed, it should be considered as including secondary substrates and flex circuitry and will be identified herein in Fig. 8 as a single reference that combines both flex circuitry and secondary substrate.
  • Fig. 3 depicts a first or outer side 8 of flex circuit 12. Between a line “L", flex circuit 12 has two rows (CRl and CR2) of module contacts 20. Line L is, but need not be along the median line of flex circuit 12. Contacts 20 are adapted for insertion in a circuit board socket such as, in a preferred embodiment, an edge connector.
  • a circuit board socket such as, in a preferred embodiment, an edge connector.
  • the other or "second side" of flex circuit 12 is on the inside in several depicted configurations of module 10 and thus the second side of flex circuit 12 is closer to substrate 14 about which flex circuit 12 is disposed than is side 8.
  • Other embodiments may have other numbers of contacts arranged in one or more rows or otherwise and there may be only one such row of contacts and it may be on one side of line L rather than being distributed on both sides of L or near an edge of the flex.
  • Flex edge contacts 25 are shown with flex circuit 12 in Fig.
  • those flex edge contacts marked 25A connect with a first secondary substrate 21 A and that secondary substrate's resident circuitry (such as ICs 18 and 19) through flex edge connectors 23A while those referenced with 25B connect with a second secondary substrate 2 IB through flex edge connectors 23B.
  • This embodiment arrangement is further illustrated in Fig. 4.
  • flex circuits 12 may be not rectangular in shape and may be square in which case the perimeter edges would be of equal size or other convenient shape to adapt to manufacturing or specification particulars for the application at issue.
  • Fig. 4 is a cross section view of a module 10 devised in accordance with a preferred embodiment of the present invention.
  • Module 10 is populated with ICs 18 having top surfaces 18 ⁇ and bottom surfaces 18 ⁇ .
  • Substrate or support structure 14 has first and second perimeter edges 16A and 16B appearing in the depiction of Fig. 4 as ends.
  • Substrate or support structure 14 typically has first and second lateral sides Si and S 2 .
  • Flex 12 is wrapped about or passed about perimeter edge 16A of substrate 14 which, in the depicted embodiment, provides the basic shape of a common DIMM form factor such as that defined by JEDEC standard MO-256. That places a first part (121) of flex circuit 12 proximal to side Si of substrate 14 and a second part (122) of flex circuit 12 proximal to side S 2 of substrate 14.
  • the depicted module 10 exhibits first secondary substrate 21 A and second secondary substrate 2 IB, each of which secondary substrates is populated with plural ICs 18 on each of their respective sides 27 and 29 with sides 27 being inner with respect to module 10. While in this embodiment, the four depicted ICs are attached to respective secondary substrates in opposing pairs, this is not limiting and more ICs may be connected in other arrangements such as, for example, staggered or offset arrangements.
  • Adhesive 31 shown partially in Fig. 4 may be employed to improve thermal energy transfer to substrate 14 which is preferably a metallic or other thermally conductive material.
  • the module contacts 20 of flex circuit 12 are illustrated in Fig. 4 as are flex edge connectors 23A and 23B.
  • Flex circuit 12 module contacts 20 are positioned in a manner devised to fit in a circuit board card edge connector or socket such as edge connector 33 mounted on mother board 35 shown in Fig. 4 and connect to corresponding contacts in the connector (not shown).
  • Edge connector 33 may be a part of a variety of other devices such as general purpose computers and notebooks.
  • the depicted substrate 14 and flex 12 may vary in thickness and are not drawn to scale to simplify the drawing.
  • the depicted substrate 14 has a thickness such that when assembled with the flex 12 and adhesive employed to affix flex circuit 12 to substrate 14, the thickness measured between module contacts 20 falls in the range specified for the mating connector 33.
  • flex circuit 12 may be wrapped about perimeter edge 16B as those of skill will recognize.
  • Fig. 5 illustrates an enlarged portion of an exemplar module 10. While module contacts 20 are shown protruding from the surface of flex circuit 12 which transits about edge 16A of primary substrate 14. This is not limiting, however, and other embodiments may have flush contacts or contacts below the surface level of flex 12. Primary substrate 14 supports module contacts 20 from behind flex circuit 12 in a manner devised to provide the mechanical form required for insertion into a socket. While the depicted substrate 14 has uniform thickness, this is not limiting and in other embodiments the thickness or surface of substrate 14 may vary in a variety of ways to provide for a thinner module, for example. [0034] In the vicinity of perimeter edge 16A or the vicinity of perimeter edge 16B, the shape of substrate 14 may also differ from a uniform taper.
  • Substrate 14 in the depicted embodiment is preferably made of a metal such as aluminum or copper, as non-limiting examples, or where thermal management is less of an issue, materials such as FR4 (flame retardant type 4) epoxy laminate, PTFE (poly-tetra-fluoro-ethylene) or plastic.
  • FR4 flame retardant type 4
  • PTFE poly-tetra-fluoro-ethylene
  • advantageous features from multiple technologies may be combined with use of FR4 having a layer of copper on both sides to provide a substrate 14 devised from familiar materials which may provide heat conduction or a ground plane.
  • Substrate 14 may also exhibit an extension at edge 16B to assist in thermal management.
  • One advantageous methodology for efficiently assembling a circuit module 10 such as described and depicted herein is as follows. First and second secondary substrates 21 that include flex edge connectors 23 are populated on respective secondary substrate sides 27 and 29 with circuitry such as ICs 18. Flex circuitry 12 is brought about primary substrate 14 and secondary substrates 21 A and 2 IB are attached to primary substrate 14 through adhesion of upper side 1ST of inner ICs 18 to primary substrate 14 and flex edge contacts 25 are mated with respective flex edge connectors 23. [0036] Fig. 6 depicts in enlarged detail a portion of an exemplar module 10 illustrating the inclusion of two ranks of ICs 18 on each of two sides of module 10.
  • First and second secondary substrates 21 A and 21 B are depicted as populated with ICs 18 on each of their respective sides 27 and 29. This enlarged view illustrates CSP contacts 37 of ICs 18. Flex edge connectors 23A and 23B are shown mated with flex edge contacts 25A and 25B, respectively. Those of skill will note that, although unwieldy, in some alternative modules 10, flexible circuitry may also transit over top edge 16B of substrate 14 to reduce signal density in flex circuit 12 that transits about edge 16A.
  • Fig. 7 is an exploded depiction of a flex circuit 12 cross-section according to one embodiment of the present invention.
  • the depicted flex circuit 12 has four conductive layers 701-704 and seven insulative layers 705-711.
  • the numbers of layers described are merely those used in one preferred embodiment and other numbers of layers and arrangements of layers may be employed. Even a single conductive layer flex circuit 12 may be employed in some embodiments, but flex circuits with more than one conductive layer prove to be more adaptable to more complex embodiments of the invention.
  • Top conductive layer 701 and the other conductive layers are preferably made of a conductive metal such as, for example, copper or alloy 110.
  • conductive layers 701, 702, and 704 express signal traces 712 that make various connections by use of flex circuit 12. These layers may also express conductive planes for ground, power or reference voltages.
  • inner conductive layer 702 expresses traces connecting to and among various devices mounted on the secondary substrates 21.
  • the function of any one of the depicted conductive layers may be interchanged in function with others of the conductive layers.
  • Inner conductive layer 703 expresses a ground plane, which may be split to provide VDD return for pre-register address signals.
  • Inner conductive layer 703 may further express other planes and traces. In this embodiment, floods or planes at bottom conductive layer 704 provides VREF and ground in addition to the depicted traces.
  • Insulative layers 705 and 711 are, in this embodiment, dielectric solder mask layers which may be deposited on the adjacent conductive layers for example. Other embodiments may not have such adhesive dielectric layers.
  • Insulating layers 706, 708, and 710 are preferably flexible dielectric substrate layers made of polyimide. However, any suitable flexible circuitry may be employed in the present invention and the depiction of Fig. 7 should be understood to be merely exemplary of one of the more complex flexible circuit structures that may be employed as flex circuit 12.
  • Fig. 8 depicts an embodiment in accordance with the present invention. In the depicted embodiment of Fig. 8, secondary substrates 21 A and 2 IB are a part of rigid flex assembly 12RF.
  • Flex assembly 12RF includes secondary substrate portions 21A and 21B and corresponding flexible portions 12FA and 12FB which, although preferably of one piece, are separately identified to show the first and second flexible portions of the flex assembly that are most proximal to sides Sl and S2 of substrate 14, respectively.
  • flexible portions 12FA and 12FB are of one piece as flex assembly 12RF is brought about edge 16A of substrate 14.
  • Fig. 9 depicts another embodiment in accordance with the present invention. Module 10 as depicted in Fig.
  • Fig. 10 depicts another embodiment in accordance with the present invention.
  • secondary substrates 21 are connected to module contacts 20 of primary substrate 14 with connectors 40.
  • FIG. 11 is an enlarged depiction of the area around connector 4OB on side S2 of primary substrate 14 in the embodiment depicted in Fig. 10.
  • Depicted connector 4OB has first parts 401 and second parts 402 that mate and provide controlled impedance paths for signals.
  • Connectors such as connector 40 are available in a variety of types and configurations and one example provider of such connectors is Molex.
  • Fig. 12 depicts an alternative embodiment of module 10 in accordance with the present invention.
  • conductive pins 42 are employed to connect secondary substrates 21 to a portion of primary substrate 14 identified as 14B.
  • substrate 14 is delineated into portions 14A and 14B that are joined at area "C".
  • Techniques for joining two portions of dissimilar materials are known in the art and the proposed alternative shown is a tounge and groove arrangement between portion 14A and 14B at area C but those of skill will recognize after appreciating this specification that any of a number of techniques may be employed to join portions 14A and 14B into a substrate 14.
  • Portion 14B is comprised of a board such as FR4 and includes conductive traces or areas that are employed to connect the conductive pins 42 to contacts 20 that are, preferably, devised for insertion in an edge connector.
  • Portion 14A of substrate 14 is comprised of metal such as, for example, aluminum or copper or copper alloy.
  • Module 10 is shown with extension 16T that increases the thermal performance of module 10, particularly in embodiments where portion 14A is metal.
  • the present invention may be employed to advantage in a variety of applications and environment such as, for example, in computers such as servers and notebook computers by being placed in motherboard expansion slots to provide enhanced memory capacity while utilizing fewer sockets.
  • Two high rank embodiments or single rank embodiments may both be employed to such advantage as those of skill will recognize after appreciating this specification.

Abstract

A circuit module is provided in which two secondary substrates (21A, 21B) or cards or the rigid portions (16B) of a rigid flex assembly are populated with integrated circuits (ICs). The secondary substrates are connected with flexible circuitry. One side of the flexible circuitry exhibits contacts adapted for connection to an edge connector (12). The flexible circuitry (20) is wrapped about an edge of a preferably metallic substrate to dispose one of the two secondary substrates on a first side of the substrate and the other of the secondary substrates on the second side of the substrate.

Description

MEMORY MODULE SYSTEM AND METHOD
Field: [001] The present invention relates to systems and methods for creating high density circuit modules.
Background:
[002] The well-known DIMM (Dual In-line Memory Module) board has been used for years, in various forms, to provide memory expansion. A typical DIMM includes a conventional PCB (printed circuit board) with memory devices and supporting digital logic devices mounted on both sides. The DIMM is typically mounted in the host computer system by inserting a contact-bearing interface edge of the DIMM into an edge connector socket. Systems that employ DIMMs provide limited space for such devices and conventional DIMM- based solutions have typically provided only a moderate amount of memory expansion.
[003] As die sizes increase, the limited surface area available on conventional DIMMs limits the number of devices that may be carried on a memory expansion module devised according to conventional DIMM techniques. Further, as bus speeds have increased, fewer devices per channel can be reliably addressed with a DIMM-based solution. For example, 288 ICs or devices per channel may be addressed using the SDRAM-100 bus protocol with an unbuffered DIMM. Using the DDR-200 bus protocol, approximately 144 devices may be addressed per channel. With the DDR2-400 bus protocol, only 72 devices per channel may be addressed. This constraint has led to the development of the fully-buffered DIMM (FB- DIMM) with buffered C/A and data in which 288 devices per channel may be addressed. With the FB-DIMM, not only has capacity increased, pin count has declined to approximately 69 signal pins from the approximately 240 pins previously required.
[004] The FB-DIMM circuit solution is expected to offer practical motherboard memory capacities of up to about 192 gigabytes with six channels and eight DIMMs per channel and two ranks per DIMM using one gigabit DRAMs. This solution should also be adaptable to next generation technologies and should exhibit significant downward compatibility.
[005] This improvement has, however, come with some cost and will eventually be self-limiting. The basic principle of systems that employ FB-DIMM relies upon a point-to- point or serial addressing scheme rather than the parallel multi-drop interface that dictates non- buffered DIMM addressing. That is, one DIMM is in point-to-point relationship with the memory controller and each DIMM is in point-to-point relationship with adjacent DIMMs. Consequently, as bus speeds increase, the number of DIMMs on a bus will decline as the discontinuities caused by the chain of point-to-point connections from the controller to the "last" DIMM become magnified in effect as speeds increase.
[006] A variety of techniques and systems for enhancing the capacity of DIMMs and similar modules are known. For example, multiple die may be packaged in a single IC package. A DIMM module may then be populated with such multi-die devices. However, multi-die fabrication and testing is complicated and few memory and other circuit designs are available in multi-die packages.
[007] Others have used daughter cards to increase the capacity of DIMMs but better construction strategies and reduced component counts would improve such modules and their cost of production. More efficient methods to increase the capacity of a DIMM, whether fully- buffered or not, find value in computing systems.
Summary:
[008] A circuit module is provided in which two secondary substrates or cards or a rigid flex assembly are populated with integrated circuits (ICs). The secondary substrates or rigid portions of the rigid flex assembly are connected with flexible portions of flex circuitry. One side of the flex circuitry exhibits contacts adapted for connection to an edge connector. The flex circuitry is wrapped about an edge of a preferably metallic substrate to dispose one of the two secondary substrates on a first side of the substrate and the other of the secondary substrates on the second side of the substrate.
Brief Description of the Drawings:
[009] Fig. 1 is a depiction of a module devised in accordance with a preferred embodiment of the present invention.
[0010] Fig. 2 depicts a secondary substrate as may be employed in a preferred embodiment of the present invention. [0011] Fig. 3 depicts a first side of a flex circuit devised in accordance with a preferred embodiment of the present invention.
[0012] Fig. 4 depicts a cross-sectional view of a module devised in accordance with a preferred embodiment of the present invention. [0013] Fig. 5 is a close up depiction of the area of Fig. 4 identified by A. [0014] Fig. 6 is a magnified depiction of the area of Fig. 4 identified by B. [0015] Fig. 7 is an exploded cross section of a flex circuit employed in an alternate preferred embodiment of the present invention. [0016] Fig. 8 is another embodiment of the present invention. [0017] Fig. 9 depicts yet another embodiment of the present invention.
[0018] Fig. 10 depicts a module in accordance with an embodiment of the present invention.
[0019] Fig. 11 is an enlarged depiction of an example connector employed in an alternative embodiment of the present invention. [0020] Fig. 12 depicts yet another embodiment having a two part substrate.
Detailed Description of Preferred Embodiments;
[0021] Fig. 1 depicts module 10 devised in accordance with a preferred embodiment of the present invention. On each side of primary substrate 14 are disposed a secondary substrate 21 on which reside ICs 18 which are, in the depicted embodiment, chip-scale packaged memory devices. A portion of flex circuit 12 is shown along lower edge of primary substrate 14. Expansion or edge connector module contacts 20 are disposed along side 8 of flex circuit 12 and, in preferred embodiments, some expansion or edge connector module contacts 20 will be exhibited on each of the two sides of module 10 although in some embodiments, the edge connector or module contacts 20 may be present on only one side of module 10. Primary substrate 14 may be PCB material or F4 board, for example, or, in preferred embodiments, it will be a metallic material such as, for example, a metallic alloy or mixture, or copper or aluminum, for example, to allow more effective thermal management. [0022] For purposes of this disclosure, the term chip-scale or "CSP" shall refer to integrated circuitry of any function with an array package providing connection to one or more die through contacts (often embodied as "bumps" or "balls" for example) distributed across a major surface of the package or die. CSP does not refer to leaded devices that provide connection to an integrated circuit within the package through leads emergent from at least one side of the periphery of the package such as, for example, a TSOP. [0023] Embodiments of the present invention may be employed with leaded or CSP devices or other devices in both packaged and unpackaged forms but where the term CSP is used, the above definition for CSP should be adopted. Consequently, although CSP excludes leaded devices, references to CSP are to be broadly construed to include the large variety of array devices (and not to be limited to memory only) and whether die-sized or other size such as BGA and micro BGA as well as flip-chip. As those of skill will understand after appreciating this disclosure, some embodiments of the present invention may be devised to employ stacks of ICs each disposed where an IC 18 is indicated in the exemplar Figs. [0024] Multiple integrated circuit die may be included in a package depicted as a single IC 18. In this embodiment, memory ICs are used in accordance with the invention to provide a memory expansion board or module. Various other embodiments may, however, employ a variety of integrated circuits and other components. Such variety may include microprocessors, FPGA' s, RF transceiver circuitry, and digital logic, as a list of non-limiting examples, or other circuits or systems which may benefit from enhanced high-density circuit board or module capability. Thus, the depicted multiple instances of IC 18 may be devices of a first primary function or type such as, for example, memory, while other devices such as depicted circuit 19 may be devices of a second primary function or type such as, for example, signal buffers, one example of which is the Advanced Memory Buffer ("AMB") in the fully- buffered circuitry design for modules. IC 19 may also be, for example, a thermal sensor that generates one or more signals which may be employed in determinations of the heat accumulation or temperature of module 10. Integrated circuit 19 may also be, for example, a graphics processor for graphics processing. When circuit 19 is a thermal sensor, it may mounted on the inner face of secondary substrate 21 relative to primary substrate 14 of module 10 to more accurately be able to sense the thermal condition of module 10. Circuit 19 depicted on Figs. 1 and 2 should be understood to not have been depicted to accurate scale but merely as an exemplar.
[0025] Fig. 2 depicts an exemplar secondary substrate 21 populated with a group of ICs 18 of a first primary function. As will be illustrated, several embodiments may be devised that will exhibit first and second secondary substrates each populated with a group of CSPs. Secondary substrate 21 may be composed from a variety of materials and, typically, will be comprised from a PCB material although other materials known in the art may be employed as secondary substrates in accordance with the invention. For example, secondary substrate 21 may be provided by the rigid portion of an integrated rigid flex structure that provides mounting fields for ICs 18, ICs 19, and other circuitry such as registers and PLLs, for example, and a flexible portion that transits about primary substrate 14 or extends to flex edge connectors mounted on primary substrate 14. When secondary substrate 21 is discrete from, but connected to, flex circuit 12, the connective network amongst ICs 18, IC 19 and other support circuitry is electrically accessible on flex edge connectors 23 such as those depicted in Fig. 2, for example. Secondary substrates 21 may exhibit single rank dispositions of ICs 18 or may, in alternative embodiments, exhibit more than one rank of ICs on one or both sides. [0026] Fig. 3 depicts side 8 of a preferred flex circuit 12 ("flex", "flex circuitry", "flexible circuit", "flexible circuitry") used in constructing a module according to a preferred embodiment of the present invention. The flexible circuitry maintains a substantially continuous and controlled impedance circuit across the flexible circuit. This is in contrast to prior art techniques that provide a circuit that travels from card edge connector pads through a rigid PCB to a via or surface mount pad for ICs. This results in an impedance discontinuity when the signal passes through a wire or bus bar as part of a connector in the circuit. [0027] Flex circuit 12 is preferably made from one or more conductive layers supported by one or more flexible substrate layers as described with further detail in Fig. 7 herein. The entirety of the flex circuit 12 may be flexible or, as those of skill in the art will recognize, the flexible circuit 12 may be made flexible in certain areas to allow conformability to required shapes or bends, and rigid in other areas to provide the planar mounting surfaces of secondary substrate 21. In such cases where rigid-flex is employed, it should be considered as including secondary substrates and flex circuitry and will be identified herein in Fig. 8 as a single reference that combines both flex circuitry and secondary substrate.
[0028] Fig. 3 depicts a first or outer side 8 of flex circuit 12. Between a line "L", flex circuit 12 has two rows (CRl and CR2) of module contacts 20. Line L is, but need not be along the median line of flex circuit 12. Contacts 20 are adapted for insertion in a circuit board socket such as, in a preferred embodiment, an edge connector. When flex circuit 12 is folded about edge 16A of primary substrate 14, side 8 depicted in Fig. 1 is presented at the outside of module 10. The opposing side of flex circuit 12 is on the inside in the folded configuration of Fig. 4, for example. It is not shown, but those of skill will be able to understand the dual-sided nature of flex circuitry 12 without literal depiction of the other side of flex circuit 12. The other or "second side" of flex circuit 12 is on the inside in several depicted configurations of module 10 and thus the second side of flex circuit 12 is closer to substrate 14 about which flex circuit 12 is disposed than is side 8. Other embodiments may have other numbers of contacts arranged in one or more rows or otherwise and there may be only one such row of contacts and it may be on one side of line L rather than being distributed on both sides of L or near an edge of the flex. Flex edge contacts 25 are shown with flex circuit 12 in Fig. 3 and, in the depicted embodiment, those flex edge contacts marked 25A connect with a first secondary substrate 21 A and that secondary substrate's resident circuitry (such as ICs 18 and 19) through flex edge connectors 23A while those referenced with 25B connect with a second secondary substrate 2 IB through flex edge connectors 23B. This embodiment arrangement is further illustrated in Fig. 4.
[0029] Other embodiments may employ flex circuits 12 that are not rectangular in shape and may be square in which case the perimeter edges would be of equal size or other convenient shape to adapt to manufacturing or specification particulars for the application at issue.
[0030] Fig. 4 is a cross section view of a module 10 devised in accordance with a preferred embodiment of the present invention. Module 10 is populated with ICs 18 having top surfaces 18τ and bottom surfaces 18β. Substrate or support structure 14 has first and second perimeter edges 16A and 16B appearing in the depiction of Fig. 4 as ends. Substrate or support structure 14 typically has first and second lateral sides Si and S2. Flex 12 is wrapped about or passed about perimeter edge 16A of substrate 14 which, in the depicted embodiment, provides the basic shape of a common DIMM form factor such as that defined by JEDEC standard MO-256. That places a first part (121) of flex circuit 12 proximal to side Si of substrate 14 and a second part (122) of flex circuit 12 proximal to side S2 of substrate 14.
[0031] The depicted module 10 exhibits first secondary substrate 21 A and second secondary substrate 2 IB, each of which secondary substrates is populated with plural ICs 18 on each of their respective sides 27 and 29 with sides 27 being inner with respect to module 10. While in this embodiment, the four depicted ICs are attached to respective secondary substrates in opposing pairs, this is not limiting and more ICs may be connected in other arrangements such as, for example, staggered or offset arrangements. Adhesive 31 shown partially in Fig. 4 may be employed to improve thermal energy transfer to substrate 14 which is preferably a metallic or other thermally conductive material. The module contacts 20 of flex circuit 12 are illustrated in Fig. 4 as are flex edge connectors 23A and 23B. [0032] Flex circuit 12 module contacts 20 are positioned in a manner devised to fit in a circuit board card edge connector or socket such as edge connector 33 mounted on mother board 35 shown in Fig. 4 and connect to corresponding contacts in the connector (not shown). Edge connector 33 may be a part of a variety of other devices such as general purpose computers and notebooks. The depicted substrate 14 and flex 12 may vary in thickness and are not drawn to scale to simplify the drawing. The depicted substrate 14 has a thickness such that when assembled with the flex 12 and adhesive employed to affix flex circuit 12 to substrate 14, the thickness measured between module contacts 20 falls in the range specified for the mating connector 33. In some other embodiments, flex circuit 12 may be wrapped about perimeter edge 16B as those of skill will recognize. [0033] Fig. 5 illustrates an enlarged portion of an exemplar module 10. While module contacts 20 are shown protruding from the surface of flex circuit 12 which transits about edge 16A of primary substrate 14. This is not limiting, however, and other embodiments may have flush contacts or contacts below the surface level of flex 12. Primary substrate 14 supports module contacts 20 from behind flex circuit 12 in a manner devised to provide the mechanical form required for insertion into a socket. While the depicted substrate 14 has uniform thickness, this is not limiting and in other embodiments the thickness or surface of substrate 14 may vary in a variety of ways to provide for a thinner module, for example. [0034] In the vicinity of perimeter edge 16A or the vicinity of perimeter edge 16B, the shape of substrate 14 may also differ from a uniform taper. Substrate 14 in the depicted embodiment is preferably made of a metal such as aluminum or copper, as non-limiting examples, or where thermal management is less of an issue, materials such as FR4 (flame retardant type 4) epoxy laminate, PTFE (poly-tetra-fluoro-ethylene) or plastic. In another embodiment, advantageous features from multiple technologies may be combined with use of FR4 having a layer of copper on both sides to provide a substrate 14 devised from familiar materials which may provide heat conduction or a ground plane. Substrate 14 may also exhibit an extension at edge 16B to assist in thermal management.
[0035] One advantageous methodology for efficiently assembling a circuit module 10 such as described and depicted herein is as follows. First and second secondary substrates 21 that include flex edge connectors 23 are populated on respective secondary substrate sides 27 and 29 with circuitry such as ICs 18. Flex circuitry 12 is brought about primary substrate 14 and secondary substrates 21 A and 2 IB are attached to primary substrate 14 through adhesion of upper side 1ST of inner ICs 18 to primary substrate 14 and flex edge contacts 25 are mated with respective flex edge connectors 23. [0036] Fig. 6 depicts in enlarged detail a portion of an exemplar module 10 illustrating the inclusion of two ranks of ICs 18 on each of two sides of module 10. First and second secondary substrates 21 A and 21 B are depicted as populated with ICs 18 on each of their respective sides 27 and 29. This enlarged view illustrates CSP contacts 37 of ICs 18. Flex edge connectors 23A and 23B are shown mated with flex edge contacts 25A and 25B, respectively. Those of skill will note that, although unwieldy, in some alternative modules 10, flexible circuitry may also transit over top edge 16B of substrate 14 to reduce signal density in flex circuit 12 that transits about edge 16A.
[0037] Fig. 7 is an exploded depiction of a flex circuit 12 cross-section according to one embodiment of the present invention. The depicted flex circuit 12 has four conductive layers 701-704 and seven insulative layers 705-711. The numbers of layers described are merely those used in one preferred embodiment and other numbers of layers and arrangements of layers may be employed. Even a single conductive layer flex circuit 12 may be employed in some embodiments, but flex circuits with more than one conductive layer prove to be more adaptable to more complex embodiments of the invention.
[0038] Top conductive layer 701 and the other conductive layers are preferably made of a conductive metal such as, for example, copper or alloy 110. In this arrangement, conductive layers 701, 702, and 704 express signal traces 712 that make various connections by use of flex circuit 12. These layers may also express conductive planes for ground, power or reference voltages.
[0039] In this embodiment, inner conductive layer 702 expresses traces connecting to and among various devices mounted on the secondary substrates 21. The function of any one of the depicted conductive layers may be interchanged in function with others of the conductive layers. Inner conductive layer 703 expresses a ground plane, which may be split to provide VDD return for pre-register address signals. Inner conductive layer 703 may further express other planes and traces. In this embodiment, floods or planes at bottom conductive layer 704 provides VREF and ground in addition to the depicted traces.
[0040] Insulative layers 705 and 711 are, in this embodiment, dielectric solder mask layers which may be deposited on the adjacent conductive layers for example. Other embodiments may not have such adhesive dielectric layers. Insulating layers 706, 708, and 710 are preferably flexible dielectric substrate layers made of polyimide. However, any suitable flexible circuitry may be employed in the present invention and the depiction of Fig. 7 should be understood to be merely exemplary of one of the more complex flexible circuit structures that may be employed as flex circuit 12. [0041] Fig. 8 depicts an embodiment in accordance with the present invention. In the depicted embodiment of Fig. 8, secondary substrates 21 A and 2 IB are a part of rigid flex assembly 12RF. Flex assembly 12RF includes secondary substrate portions 21A and 21B and corresponding flexible portions 12FA and 12FB which, although preferably of one piece, are separately identified to show the first and second flexible portions of the flex assembly that are most proximal to sides Sl and S2 of substrate 14, respectively. As depicted, preferably, flexible portions 12FA and 12FB are of one piece as flex assembly 12RF is brought about edge 16A of substrate 14. As those of skill will recognize, use of a single flex assembly has manufacturing advantages in that, amongst other things, a single flex circuit is handled through assembly rather than two pieces. [0042] Fig. 9 depicts another embodiment in accordance with the present invention. Module 10 as depicted in Fig. 9 employs a flex circuit 12 identified as being of two portions 12A and 12B that are attached to respective first and second secondary substrates 21 A and 2 IB by soldering of flex edge pads to the secondary substrates as indicated at the area denoted with an "S". Flex circuit 12 transits about edge 16A of substrate 14. As shown in the depiction of Fig. 9, extension 16T from substrate 14 increases the mass and radiative surface area of substrate 14 thus giving module 10 greater opportunity to reduce accumulation of thermal energy. [0043] Fig. 10 depicts another embodiment in accordance with the present invention. In module 10 as depicted in Fig. 10, secondary substrates 21 are connected to module contacts 20 of primary substrate 14 with connectors 40.
[0044] Fig. 11 is an enlarged depiction of the area around connector 4OB on side S2 of primary substrate 14 in the embodiment depicted in Fig. 10. Depicted connector 4OB has first parts 401 and second parts 402 that mate and provide controlled impedance paths for signals. Connectors such as connector 40 are available in a variety of types and configurations and one example provider of such connectors is Molex.
[0045] Fig. 12 depicts an alternative embodiment of module 10 in accordance with the present invention. As depicted in Fig.12, conductive pins 42 are employed to connect secondary substrates 21 to a portion of primary substrate 14 identified as 14B. In the depiction, substrate 14 is delineated into portions 14A and 14B that are joined at area "C". Techniques for joining two portions of dissimilar materials are known in the art and the proposed alternative shown is a tounge and groove arrangement between portion 14A and 14B at area C but those of skill will recognize after appreciating this specification that any of a number of techniques may be employed to join portions 14A and 14B into a substrate 14. Portion 14B is comprised of a board such as FR4 and includes conductive traces or areas that are employed to connect the conductive pins 42 to contacts 20 that are, preferably, devised for insertion in an edge connector. Portion 14A of substrate 14 is comprised of metal such as, for example, aluminum or copper or copper alloy. Module 10 is shown with extension 16T that increases the thermal performance of module 10, particularly in embodiments where portion 14A is metal.
[0046] The present invention may be employed to advantage in a variety of applications and environment such as, for example, in computers such as servers and notebook computers by being placed in motherboard expansion slots to provide enhanced memory capacity while utilizing fewer sockets. Two high rank embodiments or single rank embodiments may both be employed to such advantage as those of skill will recognize after appreciating this specification.
[0047] Although the present invention has been described in detail, it will be apparent to those skilled in the art that many embodiments taking a variety of specific forms and reflecting changes, substitutions and alterations can be made without departing from the spirit and scope of the invention. Therefore, the described embodiments illustrate but do not restrict the scope of the claims.

Claims

Claims;
1. A memory module comprising: a rigid primary substrate having first and second opposing lateral sides and an edge; first and second secondary substrates, the first secondary substrate being populated with a first group of CSPs and disposed proximal to the first lateral side of the rigid primary substrate and the second secondary substrate being populated with a second group of CSPs and disposed proximal to the second lateral side of the rigid primary substrate; a first flex edge connector connected to the first group of CSPs and a second flex edge connector connected to the second group of CSPs; and a flexible circuit having a set of card edge connector module contacts and first and second groups of flex edge contacts, the first group of flex edge contacts being mated with the first flex edge connector and the second group of flex edge contacts being mated with second flex edge connector and the flexible circuit being disposed about the edge of the rigid primary substrate.
2. The memory module of claim 1 in which the first secondary substrate is populated with at least one CSP that is not a memory circuit and not within the first group of CSPs.
3. The memory module of claim 2 in which the second secondary substrate is populated with at least one CSP that is not a memory circuit and not within the second group of CSPs.
4. The memory module of claim 1 in which the first and second flex edge connectors are mounted on the first and second secondary substrates, respectively.
5. The memory module of claim 1 in which the first and second flex edge connectors are mounted on the rigid primary substrate.
6. The memory module of claim 1 in which the rigid primary substrate is comprised of a metallic material.
7. The memory module of claim 1 inserted into a card edge connector.
8. A motherboard in a computer upon which motherboard is connected the memory module of claim 7.
9. A memory module comprising: a rigid primary substrate having first and second opposing lateral sides and an edge; a rigid flex assembly having first and second rigid portions and a flexible portion, the rigid first portion being populated with a first group of CSPs and disposed proximal to the first lateral side of the rigid primary substrate, the second rigid portion being populated with a second group of CSPs and disposed proximal to the second lateral side of the rigid primary substrate; the flexible portion of the rigid flex assembly being disposed about the edge of the rigid primary substrate; and a set of card edge connector module contacts supported by the rigid primary substrate and connected to the first and second groups of CSPs.
10. The memory module of claim 9 in which the rigid primary substrate is comprised of metallic material.
11. The memory module of claim 9 in which the rigid flex assembly is populated with at least one CSP having a second function in addition to the first group of CSPs which are CSPs having a first function.
12. The memory module of claim 9 inserted into a card edge connector.
13. A motherboard in a computer upon which motherboard is connected the memory module of claim 12.
14. A circuit module comprising: a primary substrate having an edge and first and second lateral sides; first and second secondary substrates, each of which is populated with plural first CSPs each having a first primary function, the first secondary substrate being affixed to the primary substrate through adhesion of at least one of the plural first CSPs to the primary substrate and the second secondary substrate being affixed to the primary substrate through adhesion of at least another one of the plural first CSPs to the primary substrate; and a flexible circuit connected to the plural first CSPs on the first secondary substrate through a flex edge connector and the flexible circuit being disposed about the edge of the substrate.
15. The circuit module of claim 14 in which the adhesion is effectuated with thermally conductive adhesive.
16. The circuit module of claim 14 inserted into a card edge connector.
17. A motherboard in a computer upon which motherboard the circuit module of claim 16 is connected.
18. The circuit module of claim 14 in which the plural first CSPs are single die memory circuits.
19. The memory module of claim 14 in which the primary substrate is comprised of a metallic material.
20. The memory module of claim 14 in which the plural first CSPs populating the secondary substrates are arranged in dual ranks on each of the respective sides of the secondary substrates.
21. The memory module of claim 14 in which the first secondary substrate is populated with at least one second CSP having a second primary function.
22. The memory module of claim 21 in which the second primary function is signal buffering.
23. The memory module of claim 21 in which the second primary function is graphics processing.
24. A circuit module comprising: a substrate having an edge and first and second lateral sides, the substrate being comprised of a first portion and a second portion; and first and second secondary substrates, the first secondary substrate being disposed adjacent to the first lateral side of the substrate and the second secondary substrate being disposed adjacent to the second lateral side of the substrate; a flex circuit having two rows of multiple card edge connector contacts symmetrically arranged about a midline of the flex circuit, the flex circuit additionally having first and second sets of flex edge contacts devised to mate with flex edge connectors, the flex circuit being disposed about the edge of the substrate to dispose a first one of the two rows of multiple card edge connector contacts adjacent to the first lateral side of the substrate and a second one of the two rows of multiple card edge connector contacts adjacent to the second lateral side of the substrate.
25. The circuit module of claim 24 in which the first portion of the substrate is FR4 and the second portion of the substrate is comprised substantially of metal.
PCT/US2006/004690 2005-05-18 2006-02-09 Memory module system and method WO2006124085A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2008512265A JP2008541293A (en) 2005-05-18 2006-02-09 Memory module system and method
HK09100449.8A HK1121287A1 (en) 2005-05-18 2009-01-16 Memory module system and method

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/131,835 2005-05-18
US11/131,835 US20060261449A1 (en) 2005-05-18 2005-05-18 Memory module system and method

Publications (2)

Publication Number Publication Date
WO2006124085A2 true WO2006124085A2 (en) 2006-11-23
WO2006124085A3 WO2006124085A3 (en) 2008-03-27

Family

ID=37431714

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/004690 WO2006124085A2 (en) 2005-05-18 2006-02-09 Memory module system and method

Country Status (6)

Country Link
US (3) US20060261449A1 (en)
JP (1) JP2008541293A (en)
KR (1) KR20080006016A (en)
CN (1) CN100578773C (en)
HK (1) HK1121287A1 (en)
WO (1) WO2006124085A2 (en)

Families Citing this family (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7254036B2 (en) * 2004-04-09 2007-08-07 Netlist, Inc. High density memory module using stacked printed circuit boards
US20060050492A1 (en) * 2004-09-03 2006-03-09 Staktek Group, L.P. Thin module system and method
US7443023B2 (en) * 2004-09-03 2008-10-28 Entorian Technologies, Lp High capacity thin module system
US7511968B2 (en) * 2004-09-03 2009-03-31 Entorian Technologies, Lp Buffered thin module system and method
US7442050B1 (en) 2005-08-29 2008-10-28 Netlist, Inc. Circuit card with flexible connection for memory module with heat spreader
US7605454B2 (en) * 2006-01-11 2009-10-20 Entorian Technologies, Lp Memory card and method for devising
US7508058B2 (en) * 2006-01-11 2009-03-24 Entorian Technologies, Lp Stacked integrated circuit module
US20070158811A1 (en) * 2006-01-11 2007-07-12 James Douglas Wehrly Low profile managed memory component
US7608920B2 (en) * 2006-01-11 2009-10-27 Entorian Technologies, Lp Memory card and method for devising
US7619893B1 (en) 2006-02-17 2009-11-17 Netlist, Inc. Heat spreader for electronic modules
US7429788B2 (en) * 2006-03-08 2008-09-30 Microelectronics Assembly Technologies, Inc. Thin multichip flex-module
US7393226B2 (en) * 2006-03-08 2008-07-01 Microelectronics Assembly Technologies, Inc. Thin multichip flex-module
US7520781B2 (en) * 2006-03-08 2009-04-21 Microelectronics Assembly Technologies Thin multichip flex-module
US7394149B2 (en) * 2006-03-08 2008-07-01 Microelectronics Assembly Technologies, Inc. Thin multichip flex-module
US8018723B1 (en) 2008-04-30 2011-09-13 Netlist, Inc. Heat dissipation for electronic modules
US8334704B2 (en) * 2009-02-20 2012-12-18 Apple Inc. Systems and methods for providing a system-on-a-substrate
US9204550B2 (en) * 2011-09-30 2015-12-01 Smart Modular Technologies, Inc. Extended capacity memory system with load relieved memory and method of manufacture thereof
US20130279769A1 (en) * 2012-04-10 2013-10-24 Picofield Technologies Inc. Biometric Sensing
KR102046988B1 (en) * 2012-05-25 2019-11-20 삼성전자 주식회사 Printed Circuit Board(PCB) having low insertion-force, manufacturing method thereof and system comprising the same
GB2526565B (en) * 2014-05-28 2016-06-29 Ibm Assembly of printed circuit boards
US10178786B2 (en) 2015-05-04 2019-01-08 Honeywell International Inc. Circuit packages including modules that include at least one integrated circuit
CN105390150A (en) * 2015-12-02 2016-03-09 西安华为技术有限公司 Storage device
KR102449193B1 (en) * 2015-12-04 2022-09-29 삼성전자주식회사 Memory package including buffer, expandable memory module and multi-module memory system
TWD189069S (en) * 2017-02-17 2018-03-11 三星電子股份有限公司 Ssd storage device
TWD189070S (en) * 2017-02-17 2018-03-11 三星電子股份有限公司 Ssd storage device
TWD190983S (en) * 2017-02-17 2018-06-11 三星電子股份有限公司 Ssd storage device
TWD189068S (en) * 2017-02-17 2018-03-11 三星電子股份有限公司 Ssd storage device
TWD189067S (en) * 2017-02-17 2018-03-11 三星電子股份有限公司 Ssd storage device
TWD189071S (en) * 2017-02-17 2018-03-11 三星電子股份有限公司 Ssd storage device
TWD189065S (en) * 2017-02-17 2018-03-11 三星電子股份有限公司 Ssd storage device
TWD189066S (en) * 2017-02-17 2018-03-11 三星電子股份有限公司 Ssd storage device
CN107507635A (en) * 2017-09-05 2017-12-22 郑州云海信息技术有限公司 A kind of double-deck interconnection mainboard SSD hard disks
US10249972B1 (en) * 2017-09-22 2019-04-02 Google Llc Vertically stacking circuit board connectors
JP6597810B2 (en) * 2018-02-02 2019-10-30 日本電気株式会社 Mounting structure, structural component, and manufacturing method of mounting structure
USD869469S1 (en) * 2018-04-09 2019-12-10 Samsung Electronics Co., Ltd. SSD storage device
AU201815958S (en) * 2018-04-09 2018-11-06 Samsung Electronics Co Ltd SSD Storage Device
USD967823S1 (en) * 2019-05-06 2022-10-25 Dell Products L.P. Information handling system storage device
WO2023139872A1 (en) * 2022-01-24 2023-07-27 パナソニックIpマネジメント株式会社 Storage medium module

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4771366A (en) * 1987-07-06 1988-09-13 International Business Machines Corporation Ceramic card assembly having enhanced power distribution and cooling
US6157541A (en) * 1997-12-30 2000-12-05 Siemens Aktiengesellschaft Stack arrangement for two semiconductor memory chips and printed board for accepting a plurality of such stack arrangements
US6357023B1 (en) * 1998-04-08 2002-03-12 Kingston Technology Co. Connector assembly for testing memory modules from the solder-side of a PC motherboard with forced hot air
US6521984B2 (en) * 2000-11-07 2003-02-18 Mitsubishi Denki Kabushiki Kaisha Semiconductor module with semiconductor devices attached to upper and lower surface of a semiconductor substrate

Family Cites Families (117)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3372310A (en) * 1965-04-30 1968-03-05 Radiation Inc Universal modular packages for integrated circuits
US3436604A (en) * 1966-04-25 1969-04-01 Texas Instruments Inc Complex integrated circuit array and method for fabricating same
US3654394A (en) * 1969-07-08 1972-04-04 Gordon Eng Co Field effect transistor switch, particularly for multiplexing
US3727064A (en) * 1971-03-17 1973-04-10 Monsanto Co Opto-isolator devices and method for the fabrication thereof
US3718842A (en) * 1972-04-21 1973-02-27 Texas Instruments Inc Liquid crystal display mounting structure
US3873889A (en) * 1973-08-08 1975-03-25 Sperry Rand Corp Indicator module and method of manufacturing same
US4429349A (en) * 1980-09-30 1984-01-31 Burroughs Corporation Coil connector
US4437235A (en) * 1980-12-29 1984-03-20 Honeywell Information Systems Inc. Integrated circuit package
JPS57193094A (en) * 1981-05-18 1982-11-27 Matsushita Electric Ind Co Ltd Electronic circuit part and method of mounting same
US4513368A (en) * 1981-05-22 1985-04-23 Data General Corporation Digital data processing system having object-based logical memory addressing and self-structuring modular memory
US4567543A (en) * 1983-02-15 1986-01-28 Motorola, Inc. Double-sided flexible electronic circuit module
US4656605A (en) * 1983-09-02 1987-04-07 Wang Laboratories, Inc. Single in-line memory module
US4727513A (en) * 1983-09-02 1988-02-23 Wang Laboratories, Inc. Signal in-line memory module
JPS6055458A (en) * 1983-09-05 1985-03-30 Matsushita Electric Ind Co Ltd Cmos transistor circuit
US4733461A (en) * 1984-12-28 1988-03-29 Micro Co., Ltd. Method of stacking printed circuit boards
DE3524978A1 (en) * 1985-07-12 1987-01-22 Wacker Chemitronic METHOD FOR DOUBLE-SIDED REMOVAL MACHINING OF DISK-SHAPED WORKPIECES, IN PARTICULAR SEMICONDUCTOR DISCS
EP0218796B1 (en) * 1985-08-16 1990-10-31 Dai-Ichi Seiko Co. Ltd. Semiconductor device comprising a plug-in-type package
US4724611A (en) * 1985-08-23 1988-02-16 Nec Corporation Method for producing semiconductor module
US4821007A (en) * 1987-02-06 1989-04-11 Tektronix, Inc. Strip line circuit component and method of manufacture
KR970003915B1 (en) * 1987-06-24 1997-03-22 미다 가쓰시게 Semiconductor device and the use memory module
US4983533A (en) * 1987-10-28 1991-01-08 Irvine Sensors Corporation High-density electronic modules - process and product
JP2600753B2 (en) * 1988-02-03 1997-04-16 日本電気株式会社 Input circuit
US4992850A (en) * 1989-02-15 1991-02-12 Micron Technology, Inc. Directly bonded simm module
US4911643A (en) * 1988-10-11 1990-03-27 Beta Phase, Inc. High density and high signal integrity connector
WO1990006609A1 (en) * 1988-11-16 1990-06-14 Motorola, Inc. Flexible substrate electronic assembly
US4992849A (en) * 1989-02-15 1991-02-12 Micron Technology, Inc. Directly bonded board multiple integrated circuit module
US5104820A (en) * 1989-07-07 1992-04-14 Irvine Sensors Corporation Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting
US5191404A (en) * 1989-12-20 1993-03-02 Digital Equipment Corporation High density memory array packaging
US5109318A (en) * 1990-05-07 1992-04-28 International Business Machines Corporation Pluggable electronic circuit package assembly with snap together heat sink housing
US5289062A (en) * 1991-03-18 1994-02-22 Quality Semiconductor, Inc. Fast transmission gate switch
US5099393A (en) * 1991-03-25 1992-03-24 International Business Machines Corporation Electronic package for high density applications
US5714802A (en) * 1991-06-18 1998-02-03 Micron Technology, Inc. High-density electronic module
US5397916A (en) * 1991-12-10 1995-03-14 Normington; Peter J. C. Semiconductor device including stacked die
US5281852A (en) * 1991-12-10 1994-01-25 Normington Peter J C Semiconductor device including stacked die
US5285398A (en) * 1992-05-15 1994-02-08 Mobila Technology Inc. Flexible wearable computer
US5729894A (en) * 1992-07-21 1998-03-24 Lsi Logic Corporation Method of assembling ball bump grid array semiconductor packages
US5266912A (en) * 1992-08-19 1993-11-30 Micron Technology, Inc. Inherently impedance matched multiple integrated circuit module
JPH0679990A (en) * 1992-09-04 1994-03-22 Mitsubishi Electric Corp Ic memory card
US5731633A (en) * 1992-09-16 1998-03-24 Gary W. Hamilton Thin multichip module
US6205654B1 (en) * 1992-12-11 2001-03-27 Staktek Group L.P. Method of manufacturing a surface mount package
US5413970A (en) * 1993-10-08 1995-05-09 Texas Instruments Incorporated Process for manufacturing a semiconductor package having two rows of interdigitated leads
US5386341A (en) * 1993-11-01 1995-01-31 Motorola, Inc. Flexible substrate folded in a U-shape with a rigidizer plate located in the notch of the U-shape
US5502333A (en) * 1994-03-30 1996-03-26 International Business Machines Corporation Semiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuit
US5491612A (en) * 1995-02-21 1996-02-13 Fairchild Space And Defense Corporation Three-dimensional modular assembly of integrated circuits
US5612570A (en) * 1995-04-13 1997-03-18 Dense-Pac Microsystems, Inc. Chip stack and method of making same
JP2606177B2 (en) * 1995-04-26 1997-04-30 日本電気株式会社 Printed wiring board
JP3718008B2 (en) * 1996-02-26 2005-11-16 株式会社日立製作所 Memory module and manufacturing method thereof
TW338180B (en) * 1996-03-29 1998-08-11 Mitsubishi Electric Corp Semiconductor and its manufacturing method
US5723907A (en) * 1996-06-25 1998-03-03 Micron Technology, Inc. Loc simm
US5822856A (en) * 1996-06-28 1998-10-20 International Business Machines Corporation Manufacturing circuit board assemblies having filled vias
US6008538A (en) * 1996-10-08 1999-12-28 Micron Technology, Inc. Method and apparatus providing redundancy for fabricating highly reliable memory modules
US6336262B1 (en) * 1996-10-31 2002-01-08 International Business Machines Corporation Process of forming a capacitor with multi-level interconnection technology
JPH1117099A (en) * 1996-11-12 1999-01-22 T I F:Kk Memory module
JPH10173122A (en) * 1996-12-06 1998-06-26 Mitsubishi Electric Corp Memory module
US6225688B1 (en) * 1997-12-11 2001-05-01 Tessera, Inc. Stacked microelectronic assembly and method therefor
JP3455040B2 (en) * 1996-12-16 2003-10-06 株式会社日立製作所 Source clock synchronous memory system and memory unit
JP3011233B2 (en) * 1997-05-02 2000-02-21 日本電気株式会社 Semiconductor package and its semiconductor mounting structure
US6208521B1 (en) * 1997-05-19 2001-03-27 Nitto Denko Corporation Film carrier and laminate type mounting structure using same
US6014316A (en) * 1997-06-13 2000-01-11 Irvine Sensors Corporation IC stack utilizing BGA contacts
US6028352A (en) * 1997-06-13 2000-02-22 Irvine Sensors Corporation IC stack utilizing secondary leadframes
US6040624A (en) * 1997-10-02 2000-03-21 Motorola, Inc. Semiconductor device package and method
US6097087A (en) * 1997-10-31 2000-08-01 Micron Technology, Inc. Semiconductor package including flex circuit, interconnects and dense array external contacts
US5869353A (en) * 1997-11-17 1999-02-09 Dense-Pac Microsystems, Inc. Modular panel stacking process
US6222739B1 (en) * 1998-01-20 2001-04-24 Viking Components High-density computer module with stacked parallel-plane packaging
US6021048A (en) * 1998-02-17 2000-02-01 Smith; Gary W. High speed memory module
US6028365A (en) * 1998-03-30 2000-02-22 Micron Technology, Inc. Integrated circuit package and method of fabrication
US6172874B1 (en) * 1998-04-06 2001-01-09 Silicon Graphics, Inc. System for stacking of integrated circuit packages
US6180881B1 (en) * 1998-05-05 2001-01-30 Harlan Ruben Isaak Chip stack and method of making same
US6187652B1 (en) * 1998-09-14 2001-02-13 Fujitsu Limited Method of fabrication of multiple-layer high density substrate
US6587912B2 (en) * 1998-09-30 2003-07-01 Intel Corporation Method and apparatus for implementing multiple memory buses on a memory module
US6347394B1 (en) * 1998-11-04 2002-02-12 Micron Technology, Inc. Buffering circuit embedded in an integrated circuit device module used for buffering clocks and other input signals
TW511723U (en) * 1998-12-28 2002-11-21 Foxconn Prec Components Co Ltd Memory bus module
US6324071B2 (en) * 1999-01-14 2001-11-27 Micron Technology, Inc. Stacked printed circuit board memory module
US6025992A (en) * 1999-02-11 2000-02-15 International Business Machines Corp. Integrated heat exchanger for memory module
US6222737B1 (en) * 1999-04-23 2001-04-24 Dense-Pac Microsystems, Inc. Universal package and method of forming the same
US6323060B1 (en) * 1999-05-05 2001-11-27 Dense-Pac Microsystems, Inc. Stackable flex circuit IC package and method of making same
US6351029B1 (en) * 1999-05-05 2002-02-26 Harlan R. Isaak Stackable flex circuit chip package and method of making same
US6370668B1 (en) * 1999-07-23 2002-04-09 Rambus Inc High speed memory system capable of selectively operating in non-chip-kill and chip-kill modes
US6489178B2 (en) * 2000-01-26 2002-12-03 Texas Instruments Incorporated Method of fabricating a molded package for micromechanical devices
US6528870B2 (en) * 2000-01-28 2003-03-04 Kabushiki Kaisha Toshiba Semiconductor device having a plurality of stacked wiring boards
JP3855594B2 (en) * 2000-04-25 2006-12-13 セイコーエプソン株式会社 Semiconductor device
US20020006032A1 (en) * 2000-05-23 2002-01-17 Chris Karabatsos Low-profile registered DIMM
US6683377B1 (en) * 2000-05-30 2004-01-27 Amkor Technology, Inc. Multi-stacked memory package
JP3390412B2 (en) * 2000-08-07 2003-03-24 株式会社キャットアイ head lamp
JP4397109B2 (en) * 2000-08-14 2010-01-13 富士通株式会社 Information processing apparatus and crossbar board unit / back panel assembly manufacturing method
US6349050B1 (en) * 2000-10-10 2002-02-19 Rambus, Inc. Methods and systems for reducing heat flux in memory systems
US6712226B1 (en) * 2001-03-13 2004-03-30 James E. Williams, Jr. Wall or ceiling mountable brackets for storing and displaying board-based recreational equipment
DE10131939B4 (en) * 2001-07-02 2014-12-11 Qimonda Ag Electronic circuit board with a plurality of housing-type housing semiconductor memories
JP2003031885A (en) * 2001-07-19 2003-01-31 Toshiba Corp Semiconductor laser device
JP2003045179A (en) * 2001-08-01 2003-02-14 Mitsubishi Electric Corp Semiconductor device and semiconductor memory module using the same
JP2003059297A (en) * 2001-08-08 2003-02-28 Mitsubishi Electric Corp Semiconductor memory and semiconductor module using the same
US6927471B2 (en) * 2001-09-07 2005-08-09 Peter C. Salmon Electronic system modules and method of fabrication
US20030234443A1 (en) * 2001-10-26 2003-12-25 Staktek Group, L.P. Low profile stacking system and method
US6914324B2 (en) * 2001-10-26 2005-07-05 Staktek Group L.P. Memory expansion and chip scale stacking system and method
US7053478B2 (en) * 2001-10-26 2006-05-30 Staktek Group L.P. Pitch change and chip scale stacking system
US6751113B2 (en) * 2002-03-07 2004-06-15 Netlist, Inc. Arrangement of integrated circuits in a memory module
US6842585B2 (en) * 2002-04-18 2005-01-11 Olympus Optical Co., Ltd. Camera
JP2004055009A (en) * 2002-07-18 2004-02-19 Renesas Technology Corp Semiconductor memory module
US6765288B2 (en) * 2002-08-05 2004-07-20 Tessera, Inc. Microelectronic adaptors, assemblies and methods
US7542304B2 (en) * 2003-09-15 2009-06-02 Entorian Technologies, Lp Memory expansion and integrated circuit stacking system and method
KR100564620B1 (en) * 2004-03-31 2006-03-29 삼성전자주식회사 Memory module, socket for memory module and mounting method using the same for improving a heat spread characteristics
US7157646B2 (en) * 2004-07-02 2007-01-02 Endicott Interconnect Technologies, Inc. Circuitized substrate with split conductive layer, method of making same, electrical assembly utilizing same, and information handling system utilizing same
US7254663B2 (en) * 2004-07-22 2007-08-07 International Business Machines Corporation Multi-node architecture with daisy chain communication link configurable to operate in unidirectional and bidirectional modes
US7539800B2 (en) * 2004-07-30 2009-05-26 International Business Machines Corporation System, method and storage medium for providing segment level sparing
US7235880B2 (en) * 2004-09-01 2007-06-26 Intel Corporation IC package with power and signal lines on opposing sides
US7606049B2 (en) * 2004-09-03 2009-10-20 Entorian Technologies, Lp Module thermal management system and method
US7511968B2 (en) * 2004-09-03 2009-03-31 Entorian Technologies, Lp Buffered thin module system and method
US20060048385A1 (en) * 2004-09-03 2006-03-09 Staktek Group L.P. Minimized profile circuit module systems and methods
US7542297B2 (en) * 2004-09-03 2009-06-02 Entorian Technologies, Lp Optimized mounting area circuit module system and method
US7324352B2 (en) * 2004-09-03 2008-01-29 Staktek Group L.P. High capacity thin module system and method
US20060049513A1 (en) * 2004-09-03 2006-03-09 Staktek Group L.P. Thin module system and method with thermal management
US7423885B2 (en) * 2004-09-03 2008-09-09 Entorian Technologies, Lp Die module system
US20060050492A1 (en) * 2004-09-03 2006-03-09 Staktek Group, L.P. Thin module system and method
US7468893B2 (en) * 2004-09-03 2008-12-23 Entorian Technologies, Lp Thin module system and method
US20060053345A1 (en) * 2004-09-03 2006-03-09 Staktek Group L.P. Thin module system and method
US7187552B1 (en) * 2005-03-04 2007-03-06 Sun Microsystems, Inc. Self-installing heat sink
US7400506B2 (en) * 2006-07-11 2008-07-15 Dell Products L.P. Method and apparatus for cooling a memory device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4771366A (en) * 1987-07-06 1988-09-13 International Business Machines Corporation Ceramic card assembly having enhanced power distribution and cooling
US6157541A (en) * 1997-12-30 2000-12-05 Siemens Aktiengesellschaft Stack arrangement for two semiconductor memory chips and printed board for accepting a plurality of such stack arrangements
US6357023B1 (en) * 1998-04-08 2002-03-12 Kingston Technology Co. Connector assembly for testing memory modules from the solder-side of a PC motherboard with forced hot air
US6521984B2 (en) * 2000-11-07 2003-02-18 Mitsubishi Denki Kabushiki Kaisha Semiconductor module with semiconductor devices attached to upper and lower surface of a semiconductor substrate

Also Published As

Publication number Publication date
US20060261449A1 (en) 2006-11-23
CN100578773C (en) 2010-01-06
US20070126125A1 (en) 2007-06-07
HK1121287A1 (en) 2009-04-17
CN101223639A (en) 2008-07-16
WO2006124085A3 (en) 2008-03-27
US20070126124A1 (en) 2007-06-07
KR20080006016A (en) 2008-01-15
JP2008541293A (en) 2008-11-20

Similar Documents

Publication Publication Date Title
US20060261449A1 (en) Memory module system and method
US7626259B2 (en) Heat sink for a high capacity thin module system
US7446410B2 (en) Circuit module with thermal casing systems
US7616452B2 (en) Flex circuit constructions for high capacity circuit module systems and methods
US7542297B2 (en) Optimized mounting area circuit module system and method
US7606049B2 (en) Module thermal management system and method
US7423885B2 (en) Die module system
US7468893B2 (en) Thin module system and method
US20060049512A1 (en) Thin module system and method with skew reduction
US7606040B2 (en) Memory module system and method
US20060053345A1 (en) Thin module system and method
US20060050592A1 (en) Compact module system and method
US20060049513A1 (en) Thin module system and method with thermal management
US20060050492A1 (en) Thin module system and method
KR100880054B1 (en) Circuit module system and method

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200680026190.8

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application
ENP Entry into the national phase

Ref document number: 2008512265

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 1020077028506

Country of ref document: KR

NENP Non-entry into the national phase

Ref country code: RU

122 Ep: pct application non-entry in european phase

Ref document number: 06734719

Country of ref document: EP

Kind code of ref document: A2