WO2007056018A2 - Bandgap engineered mono-crystalline silicon cap layers for si-ge hbt performance enhancement - Google Patents

Bandgap engineered mono-crystalline silicon cap layers for si-ge hbt performance enhancement Download PDF

Info

Publication number
WO2007056018A2
WO2007056018A2 PCT/US2006/042683 US2006042683W WO2007056018A2 WO 2007056018 A2 WO2007056018 A2 WO 2007056018A2 US 2006042683 W US2006042683 W US 2006042683W WO 2007056018 A2 WO2007056018 A2 WO 2007056018A2
Authority
WO
WIPO (PCT)
Prior art keywords
cap layer
silicon
forming
region
silicon cap
Prior art date
Application number
PCT/US2006/042683
Other languages
French (fr)
Other versions
WO2007056018A3 (en
Inventor
Darwin Gene Enicks
Damian Carver
Original Assignee
Atmel Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corporation filed Critical Atmel Corporation
Publication of WO2007056018A2 publication Critical patent/WO2007056018A2/en
Publication of WO2007056018A3 publication Critical patent/WO2007056018A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/73—Bipolar junction transistors
    • H01L29/737—Hetero-junction transistors
    • H01L29/7371—Vertical transistors
    • H01L29/7378—Vertical transistors comprising lattice mismatched active layers, e.g. SiGe strained layer transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • H01L29/167—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System further characterised by the doping material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66234—Bipolar junction transistors [BJT]
    • H01L29/66242—Heterojunction transistors [HBT]

Definitions

  • the present invention relates generally to heterojunction bipolar transistors (HBTs), and methods for fabricating HBTs.
  • Bipolar transistors are important components in, for example, logic circuits, communication systems, and microwave devices.
  • One type of bipolar transistor is a silicon germanium (SiGe) heterojunction bipolar transistor (HBT).
  • SiGe HBT can typically handle signals of very high frequencies, e.g., up to several hundred GHz.
  • Strained SiGe is typically the film of choice for application in NPN HBTs.
  • SiGe is pseudomorphically grown to match the silicon lattice beneath the SiGe and is, therefore, in a compressively strained state.
  • a cap layer e.g., a silicon cap layer
  • the silicon cap layer is conventionally doped n-type during the same process using either arsenic (As) or phosphorus (P) - e.g., arsine (AsH3) and phosphine (PH3) are typical dopant gases.
  • the silicon cap layer maintains the SiGe in a strained condition during thermal anneal processes.
  • a base-emitter heterojunction is typically formed within an SiGe HBT.
  • the base-emitter heterojunction within an NPN SiGe HBT results in a bandgap offset between the base and the emitter.
  • the addition of germanium (Ge) to the bulk silicon lattice results in a bandgap reduction, which occurs mostly in the valence band.
  • the mild valence bandgap offset also provides a potential barrier against hole diffusion from the base to the emitter.
  • the combination of conduction band lowering and valence band lifting results in an increase in collector current and a reduction in base current and, consequently, a large increase in current gain. Such results permit an increase in base doping of an SiGE HBT to further reduce base resistance (RB) for an enhanced Fmax (Fmax a 1/R B ).
  • germanium (Ge) to the silicon lattice of the base region of an SiGe HBT results in significant reduction in boron diffusion rates. Such a reduction permits for a narrower base width to reduce transit time and increase device speed of operation.
  • this specification describes a method for fabricating a heterojunction bipolar transistor (HBT).
  • the method includes providing a substrate including a collector region; forming a compound base region over the collector region; forming a cap layer overlying the compound base region including doping the cap layer with a pre-determined percentage of at least one element associated with the compound base region; and forming an emitter region over the cap layer.
  • HBT heterojunction bipolar transistor
  • Forming a cap layer can further include doping the cap layer with a diffusion modulating impurity.
  • the diffusion modulating impurity can be an impurity which alters interstitial and vacancy concentrations with the cap layer.
  • Doping the cap layer with a diffusion modulating impurity can include doping the cap layer with carbon (C), oxygen (O), nitrogen (N), or fluorine (F).
  • Doping the cap layer with carbon (C) or oxygen (O) can include doping the cap layer such that carbon (C) or oxygen (O) levels are substantially in the range of 5El 6 atoms/cc to 1E21 atoms/cc.
  • Forming a cap layer can further include doping the cap layer using a chemical vapor deposition method or ion implantation method.
  • Forming a cap layer can include forming the cap layer at a temperature substantially ranging from 550°C to 900°C.
  • this specification describes a method for fabricating a heterojunction bipolar transistor (HBT) including providing a substrate including a collector region; depositing silicon germanium (SiGe) to form a base region over the collector region; forming a silicon cap layer overlying the base region including doping the silicon cap layer with a pre-determined percentage of germanium (Ge); and forming an emitter region over the silicon cap layer.
  • HBT heterojunction bipolar transistor
  • the method can further include forming a base/collector spacer between the base region and the collector region; and forming a base/emitter spacer between the base region and the emitter region.
  • Forming a silicon cap layer can further include doping the silicon cap layer with a diffusion modulating impurity.
  • Doping the silicon cap layer with a diffusion modulating impurity can include doping the silicon cap layer with carbon (C), oxygen (O), nitrogen (N), or fluorine (F).
  • Doping the silicon cap layer with carbon (C) or oxygen (O) can include doping the silicon cap layer such that carbon (C) or oxygen (O) levels are substantially in the range of 5El 6 atoms/cc to 1E21 atoms/cc.
  • Forming a silicon cap layer can further include doping the silicon cap layer using a chemical vapor deposition method or ion implantation method.
  • Forming a silicon cap layer can include forming the silicon cap layer at a temperature substantially ranging from 55O 0 C to 900 0 C.
  • this specification describes a heteroj unction bipolar transistor (HBT) including a substrate including a collector region, and a base region formed over the collector region.
  • the base region includes silicon germanium (SiGe).
  • the heterojunction bipolar transistor (HBT) further includes a silicon cap layer overlying the base region, the silicon cap layer being doped with a pre-determined percentage of germanium (Ge), and an emitter region formed over the silicon cap layer. Implementations may provide one or more of the following advantages.
  • germanium (Ge) and/or diffusion limiting impurities — e.g., carbon (C) and oxygen (O) - to one or more silicon cap layers within an SiGe HBT will add additional device-tuning capability to the SiGe HBT, while maintaining the benefits of conventional SiGe HBTs.
  • germanium (Ge) to a silicon cap layer provides barrier height lifting within the valence band, therefore, increasing hole diffusion current. Such an increase in hole diffusion current results in a higher base current and reduced current gains of an SiGe HBT, which accordingly increases the breakdown voltages of an SiGe HBT without adversely affecting device operating speed.
  • germanium (Ge) added to the silicon cap layer allows the designer to modify the strain energy within the SiGe base region to tailor the base recombination current. Such tailoring is the result of "controlled lattice defectivity" through strain modulation.
  • FIG. 1 is a schematic cross-sectional view of an SiGe HBT.
  • FIG. 2 is a schematic cross-sectional view of the base region of the SiGe HBT of FIG. 1.
  • FIG. 3 is a flow diagram illustrating a process for fabricating an SiGe HBT.
  • FIGs.4A-4F illustrate the process of fabricating an SiGe HBT according to the process of FIG. 3.
  • FIGs. 5A-5C illustrate band diagrams of an SiGe HBT in accordance with the present invention.
  • FIG. 6 illustrates a digital circuit including the SiGe HBT of FIG. 1. Like reference symbols in the various drawings indicate like elements.
  • the present invention relates generally to heteroj unction bipolar transistors (HBTs), and methods for fabricating HBTs.
  • HBTs heteroj unction bipolar transistors
  • the following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements.
  • Various modifications to the preferred implementations and the generic principles and feature described herein will be readily apparent to those skilled in the art.
  • the present invention is not intended to be limited to the implementations shown but is to be accorded the widest scope consistent with the principles and features described herein.
  • FIG. 1 illustrates a cross-sectional view of an SiGe HBT 100.
  • SiGe HBT 100 includes a collector region 102, a base region 104, and an emitter region 106.
  • Collector region 102 is formed within a substrate 108. In one implementation, collector region 102 is n-type.
  • Base region 104 is a compound layer that can include p-type SiGe or SiGeC.
  • Base region 104 can be formed as described in contemporaneously filed U.S. patent application - "Method and System For Providing a Heterojunction Bipolar Transistor Having Controlled Oxygen Incorporation" by Darwin Enicks and John Chaffee, attorney docket no. 3506P, which is incorporated by reference in its entirety.
  • a silicon base electrode 110 at least partially overlies base region 104, and a contact 112 connects base region 104 to silicon base electrode 110.
  • emitter region 106 is n-type.
  • Emitter region 106 can be doped with arsenic (As), phosphorous (P), or any other group V element.
  • Emitter region 106 can also be formed to include one or more emitter layers as described in contemporaneously filed U.S. patent application - "Bandgap Engineered Emitter Layers for SiGe HBT Performance Optimization" by Darwin Enicks, attorney docket no. 3509P, which is incorporated by reference in its entirety.
  • base region 104 includes a base/collector spacer 114 and a base/emitter spacer 116.
  • Base/collector spacer 114 separates base region 104 from collector region 102.
  • Base/emitter spacer 116 separates base region 104 from emitter region 106.
  • Base region 104 further includes a mono-crystalline silicon cap layer 118. Though a single silicon cap layer 118 is shown, more than one silicon cap layer can be implemented within SiGe HBT 100.
  • Silicon cap layer 118 is doped with germanium (Ge). The germanium (Ge) concentration within silicon cap layer 118 raises the valence band (as compared to a silicon cap layer containing only silicon) and permits additional hole diffusion from base region 104 to emitter region 106.
  • silicon cap layer 118 can be doped with tin (Sn) or lead (Pb) to achieve similar results. Accordingly, base current is increased and current gain is reduced within SiGe HBT 100, which increases the collector-to-emitter breakdown (BVCEO) of SiGe HBT 100.
  • BVCEO collector-to-emitter breakdown
  • silicon cap layer 118 can be used to tailor the amount of hole diffusion from base region 104 to emitter region 106. Additionally, silicon cap layer 118 can be doped with carbon (C) or oxygen (O) (or other diffusion modulating impurities such as nitrogen (N) or fluorine (F)) to tailor carrier recombination rates, dopant diffusion rates, and dopant profiles in the vicinity of the base-emitter junction between base region 104 and emitter region 106.
  • C carbon
  • O oxygen
  • F fluorine
  • FIG. 2 illustrates a schematic cross-sectional view of base region 104 (FIG. 1).
  • Base region 104 includes base/collector spacer 114, base/emitter spacer 116, and silicon cap layer 118.
  • Base region 104 can optionally include one or more additional silicon cap layers - e.g., silicon cap layers 200-202.
  • Silicon cap layers 200-202 can be formed to include dopants and other properties similar to silicon cap layer 118 as discussed above.
  • FIG. 3 illustrates a process 300 of fabricating an HBT (e.g., SiGe HBT 100). Although process 300 is presented as a series of numbered steps for the purposes of clarity, no order should be inferred from the numbering.
  • HBT e.g., SiGe HBT 100
  • Process 300 begins with providing a substrate including a collector region (step 302).
  • the substrate can be a p-type substrate or an n-type substrate.
  • the collector region is doped n-type.
  • a p-type substrate 400 is provided including an n-type collector region 402.
  • An n-type silicon and/or SiGe seed layer can further be formed over collector region 402
  • a base/collector spacer is deposited over the collector region (step 304).
  • the base/collector spacer can be n-type and/or undoped SiGe or Si.
  • a base/collector spacer 404 is deposited over collector region 402.
  • a compound base region is formed over the base/collector spacer (step 306).
  • a p-type silicon germanium (SiGe) base region is formed. Referring to FIG. 4C, a p-type
  • SiGe base region 406 is deposited over base/collector spacer 404.
  • a base/emitter spacer is deposited over the SiGe base region (step 308).
  • the base/emitter spacer can be n-type and/or undoped SiGe.
  • a base/emitter spacer 408 is deposited over SiGe base region 406 (FIG. 4D).
  • a mono-crystalline silicon cap layer is formed over the base/emitter spacer (step
  • the silicon cap layer is formed with process temperatures substantially ranging from 550°C to 900°C.
  • An n-type region of the silicon cap layer can be doped (in-situ) with phosphorus (P) or Arsenic (A).
  • Gas sources that can be used during the growth process of the silicon cap layer include: SiH4 - silicon source, GeH4 - germanium source, CH3SIH3 - carbon source, AsH3 - arsenic source, PH3 - phosphorus source, and hydrogen can be used as the carrier gas.
  • the silicon cap layer can also be doped (in-situ) by chemical vapor deposition (CVD) with diffusion modulating impurities, e.g., carbon (C) 5 oxygen (O), or nitrogen (N); or any other diffusion modulating impurity that modifies interstitial and vacancy concentrations such as fluorine (F).
  • CVD chemical vapor deposition
  • diffusion modulating impurities e.g., carbon (C) 5 oxygen (O), or nitrogen (N); or any other diffusion modulating impurity that modifies interstitial and vacancy concentrations such as fluorine (F).
  • carbon, nitrogen (N), fluorine (F), and/or oxygen levels are substantially in the range of 5El 6 atoms/cc to 1E21 atoms/cc. Doping of the silicon cap layer can be implemented using ion implantation in lieu of CVD methods.
  • MBE molecular beam epitaxy
  • UHVCVD ultra high vacuum chemical vapor deposition
  • the silicon cap layer can be doped by diffusing n-type dopants (e.g., arsenic (AS) or phosphorus (P)) through the emitter layer to the silicon cap layer.
  • the silicon cap layer can be formed to have a pre-determined width that permits a designer to tailor the amount of hole diffusion from base region 406 to an emitter region.
  • the designer can tailor the germanium (Ge) concentration and profile to accomplish a pre-determined amount of hole diffusion and base recombination current according to specific design constraints. Accordingly, as shown in FIG. 4E, a silicon cap layer 410 is formed over base/emitter spacer 408.
  • second and third silicon cap layers are formed (steps 312-314).
  • the second and third silicon cap layers can be formed to include properties similar to those discussed above in connection with step 310.
  • An emitter region is formed over the silicon cap layer (step 316). As shown in FIG. 4F, an emitter region 412 is formed over silicon cap layer 410.
  • FIG. 5 A illustrates a band diagram 500A of a typical NPN Si/SiGe/Si filmstack.
  • Layers within the NPN Si/SiGe/Si filmstack of FIG. 5 A include an n-type silicon or SiGe cap layer, a p-type SiGe base, and an n-type silicon seed layer.
  • Band diagram 500A shows the conduction band (EC), the valence band (EV), the Fermi level (EF), and the intrinsic Fermi level (Ei). Also shown in band diagram 500A is the bandgap offset ( ⁇ EV1) (between the base and the emitter) that occurs mostly in the valence band (EV). This offset represents the difference in valence band energy that occurs when germanium (Ge) is added to the silicon lattice versus a silicon only cap layer.
  • Varying the percentage of germanium (Ge) and/or the width of the potential barrier- i.e., the silicon cap layer (n-type Si cap) - permits bandgap tailoring of the silicon cap layer and more specifically of the bandgap offset.
  • An optimum barrier height and width for adjusting parameters such as base current, collector current, and current gain can be determined experimentally, and will also be a function of the germanium (Ge), arsenic (As), and phosphorus (P) dopant levels as well as the levels of the diffusion modulating impurities such as carbon (C) and oxygen (O).
  • FIG 5B illustrates a band diagram 500B of an NPN SiGe filmstack. Layers within the NPN SiGe filmstack of FIG.
  • Band diagram 500B illustrates dual bandgap offset structure ( ⁇ EV1 and ⁇ EV2) separated by a distance (W).
  • the bandgap offset magnitudes and a difference between ⁇ EV1 and ⁇ EV2 are generated by varying the percentage of germanium (Ge) within the first and/or second n-type silicon or SiGe cap layers.
  • FIG 5C illustrates a band diagram 500C of an NPN SiGe filmstack.
  • Layers within the NPN SiGe filmstack of FIG. 5C include a first n-type silicon or SiGe cap layer, a second n-type silicon or SiGe cap layer, a p-type SiGe base, and an n-type silicon seed layer.
  • Band diagram 500C illustrates another example of a dual bandgap offset structure ( ⁇ EV1 and ⁇ EV2) separated by a distance (W).
  • An SiGe HBT according to the present invention can be implemented within any type of digital circuit- e.g., digital circuit 600 as shown in FIG. 6.
  • Digital circuit 600 can be associated with one or more of microcontrollers, memories, logic circuits, radio frequency (RF) components, sensors, communication systems, microwave devices, and the like.
  • RF radio frequency
  • a silicon layer can be formed below the base region (e.g., base region 104) to include properties similar to a silicon cap layer (e.g., silicon cap layer 116) formed above the base region.
  • the germanium (Ge) profiles within these modified silicon regions can be tailored to have various shapes, such as for instance, box, trapezoid, triangular, or shapes with curvature. Accordingly, many modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the following claims.

Abstract

A method for fabricating a heteroj unction bipolar transistor (HBT) is provided. The method includes providing a substrate including a collector region; forming a compound base region over the collector region; forming a cap layer overlying the compound base region including doping the cap layer with a pre-determined percentage of at least one element associated with the compound base region; and forming an emitter region over the cap layer.

Description

BANDGAP ENGINEERED MONO-CRYSTALLINE SILICON CAP LAYERS FOR SI-GE HBT PERFORMANCE ENHANCEMENT
FIELD OF THE INVENTION
The present invention relates generally to heterojunction bipolar transistors (HBTs), and methods for fabricating HBTs.
BACKGROUND OF THE INVENTION
Bipolar transistors are important components in, for example, logic circuits, communication systems, and microwave devices. One type of bipolar transistor is a silicon germanium (SiGe) heterojunction bipolar transistor (HBT). An SiGe HBT can typically handle signals of very high frequencies, e.g., up to several hundred GHz. Strained SiGe is typically the film of choice for application in NPN HBTs. The
SiGe is pseudomorphically grown to match the silicon lattice beneath the SiGe and is, therefore, in a compressively strained state. Subsequent to the pseudomorphic growth process (and in the same reactor) a cap layer (e.g., a silicon cap layer) can be grown. The silicon cap layer is conventionally doped n-type during the same process using either arsenic (As) or phosphorus (P) - e.g., arsine (AsH3) and phosphine (PH3) are typical dopant gases. The silicon cap layer maintains the SiGe in a strained condition during thermal anneal processes. Next to the silicon cap layer, a base-emitter heterojunction is typically formed within an SiGe HBT.
The base-emitter heterojunction within an NPN SiGe HBT results in a bandgap offset between the base and the emitter. The addition of germanium (Ge) to the bulk silicon lattice results in a bandgap reduction, which occurs mostly in the valence band. The mild valence bandgap offset also provides a potential barrier against hole diffusion from the base to the emitter. The combination of conduction band lowering and valence band lifting results in an increase in collector current and a reduction in base current and, consequently, a large increase in current gain. Such results permit an increase in base doping of an SiGE HBT to further reduce base resistance (RB) for an enhanced Fmax (Fmax a 1/RB).
In addition to a large increase in lattice strain and the bandgap offset, the addition of germanium (Ge) to the silicon lattice of the base region of an SiGe HBT results in significant reduction in boron diffusion rates. Such a reduction permits for a narrower base width to reduce transit time and increase device speed of operation. The requirement for a narrow boron doped (p-type) base region to achieve high transmit frequency (Ft) values results, however, in very high current gains along with greatly reduced breakdown voltages, especially the collector-to-emitter breakdown (BVCEO). Accordingly, what is needed are methods of material engineering that will reduce current gains and increase the breakdown voltages, e.g., the BVCEO, of an HBT (e.g., an SiGe HBT) without adverse affect to device speed and power requirements. The present invention addresses such a need.
BRIEF SUMMARY OF THE INVENTION
In general, in one aspect, this specification describes a method for fabricating a heterojunction bipolar transistor (HBT). The method includes providing a substrate including a collector region; forming a compound base region over the collector region; forming a cap layer overlying the compound base region including doping the cap layer with a pre-determined percentage of at least one element associated with the compound base region; and forming an emitter region over the cap layer.
Particular implementations can include one or more of the following features. Forming a cap layer can further include doping the cap layer with a diffusion modulating impurity. The diffusion modulating impurity can be an impurity which alters interstitial and vacancy concentrations with the cap layer. Doping the cap layer with a diffusion modulating impurity can include doping the cap layer with carbon (C), oxygen (O), nitrogen (N), or fluorine (F). Doping the cap layer with carbon (C) or oxygen (O) can include doping the cap layer such that carbon (C) or oxygen (O) levels are substantially in the range of 5El 6 atoms/cc to 1E21 atoms/cc. Forming a cap layer can further include doping the cap layer using a chemical vapor deposition method or ion implantation method. Forming a cap layer can include forming the cap layer at a temperature substantially ranging from 550°C to 900°C.
In general, in another aspect, this specification describes a method for fabricating a heterojunction bipolar transistor (HBT) including providing a substrate including a collector region; depositing silicon germanium (SiGe) to form a base region over the collector region; forming a silicon cap layer overlying the base region including doping the silicon cap layer with a pre-determined percentage of germanium (Ge); and forming an emitter region over the silicon cap layer. Particular implementations can include one or more of the following features. The method can further include forming a base/collector spacer between the base region and the collector region; and forming a base/emitter spacer between the base region and the emitter region. Forming a silicon cap layer can further include doping the silicon cap layer with a diffusion modulating impurity. Doping the silicon cap layer with a diffusion modulating impurity can include doping the silicon cap layer with carbon (C), oxygen (O), nitrogen (N), or fluorine (F). Doping the silicon cap layer with carbon (C) or oxygen (O) can include doping the silicon cap layer such that carbon (C) or oxygen (O) levels are substantially in the range of 5El 6 atoms/cc to 1E21 atoms/cc. Forming a silicon cap layer can further include doping the silicon cap layer using a chemical vapor deposition method or ion implantation method. Forming a silicon cap layer can include forming the silicon cap layer at a temperature substantially ranging from 55O0C to 9000C.
In general, in another aspect, this specification describes a heteroj unction bipolar transistor (HBT) including a substrate including a collector region, and a base region formed over the collector region. The base region includes silicon germanium (SiGe). The heterojunction bipolar transistor (HBT) further includes a silicon cap layer overlying the base region, the silicon cap layer being doped with a pre-determined percentage of germanium (Ge), and an emitter region formed over the silicon cap layer. Implementations may provide one or more of the following advantages. The addition of germanium (Ge) and/or diffusion limiting impurities — e.g., carbon (C) and oxygen (O) - to one or more silicon cap layers within an SiGe HBT will add additional device-tuning capability to the SiGe HBT, while maintaining the benefits of conventional SiGe HBTs. The addition of germanium (Ge) to a silicon cap layer provides barrier height lifting within the valence band, therefore, increasing hole diffusion current. Such an increase in hole diffusion current results in a higher base current and reduced current gains of an SiGe HBT, which accordingly increases the breakdown voltages of an SiGe HBT without adversely affecting device operating speed. Additionally, the addition of germanium (Ge) to the silicon cap layer allows the designer to modify the strain energy within the SiGe base region to tailor the base recombination current. Such tailoring is the result of "controlled lattice defectivity" through strain modulation. The details of one or more implementations are set forth in the accompanying drawings and the description below. Other features and advantages will be apparent from the description and drawings, and from the claims.
BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS
FIG. 1 is a schematic cross-sectional view of an SiGe HBT. FIG. 2 is a schematic cross-sectional view of the base region of the SiGe HBT of FIG. 1.
FIG. 3 is a flow diagram illustrating a process for fabricating an SiGe HBT. FIGs.4A-4F illustrate the process of fabricating an SiGe HBT according to the process of FIG. 3.
FIGs. 5A-5C illustrate band diagrams of an SiGe HBT in accordance with the present invention.
FIG. 6 illustrates a digital circuit including the SiGe HBT of FIG. 1. Like reference symbols in the various drawings indicate like elements.
DETAILED DESCRIPTION OF THE INVENTION
The present invention relates generally to heteroj unction bipolar transistors (HBTs), and methods for fabricating HBTs. The following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to the preferred implementations and the generic principles and feature described herein will be readily apparent to those skilled in the art. Thus, the present invention is not intended to be limited to the implementations shown but is to be accorded the widest scope consistent with the principles and features described herein.
In addition, manufacturing steps are described below with enough detail to show relationships between elements of the completed device. Many fabrication details are omitted from this description, with the understanding that those skilled in the art may employ as many of those details as are a called for in any particular design. Moreover, when description is given in this application of fabrication steps, those skilled in the art will realize that each such step may actually comprise one or more discrete steps and that other steps, not described herein, may be necessary to achieve specific applications of the invention. FIG. 1 illustrates a cross-sectional view of an SiGe HBT 100. SiGe HBT 100 includes a collector region 102, a base region 104, and an emitter region 106. Collector region 102 is formed within a substrate 108. In one implementation, collector region 102 is n-type. Base region 104 is a compound layer that can include p-type SiGe or SiGeC. Base region 104 can be formed as described in contemporaneously filed U.S. patent application - "Method and System For Providing a Heterojunction Bipolar Transistor Having Controlled Oxygen Incorporation" by Darwin Enicks and John Chaffee, attorney docket no. 3506P, which is incorporated by reference in its entirety.
A silicon base electrode 110 at least partially overlies base region 104, and a contact 112 connects base region 104 to silicon base electrode 110. In one implementation, emitter region 106 is n-type. Emitter region 106 can be doped with arsenic (As), phosphorous (P), or any other group V element. Emitter region 106 can also be formed to include one or more emitter layers as described in contemporaneously filed U.S. patent application - "Bandgap Engineered Emitter Layers for SiGe HBT Performance Optimization" by Darwin Enicks, attorney docket no. 3509P, which is incorporated by reference in its entirety.
In one implementation, base region 104 includes a base/collector spacer 114 and a base/emitter spacer 116. Base/collector spacer 114 separates base region 104 from collector region 102. Base/emitter spacer 116 separates base region 104 from emitter region 106.
Base region 104 further includes a mono-crystalline silicon cap layer 118. Though a single silicon cap layer 118 is shown, more than one silicon cap layer can be implemented within SiGe HBT 100. Silicon cap layer 118 is doped with germanium (Ge). The germanium (Ge) concentration within silicon cap layer 118 raises the valence band (as compared to a silicon cap layer containing only silicon) and permits additional hole diffusion from base region 104 to emitter region 106. In other implementations, silicon cap layer 118 can be doped with tin (Sn) or lead (Pb) to achieve similar results. Accordingly, base current is increased and current gain is reduced within SiGe HBT 100, which increases the collector-to-emitter breakdown (BVCEO) of SiGe HBT 100. Furthermore, the width or thickness of silicon cap layer 118 can be used to tailor the amount of hole diffusion from base region 104 to emitter region 106. Additionally, silicon cap layer 118 can be doped with carbon (C) or oxygen (O) (or other diffusion modulating impurities such as nitrogen (N) or fluorine (F)) to tailor carrier recombination rates, dopant diffusion rates, and dopant profiles in the vicinity of the base-emitter junction between base region 104 and emitter region 106.
FIG. 2 illustrates a schematic cross-sectional view of base region 104 (FIG. 1). Base region 104 includes base/collector spacer 114, base/emitter spacer 116, and silicon cap layer 118. Base region 104 can optionally include one or more additional silicon cap layers - e.g., silicon cap layers 200-202. Silicon cap layers 200-202 can be formed to include dopants and other properties similar to silicon cap layer 118 as discussed above.
FIG. 3 illustrates a process 300 of fabricating an HBT (e.g., SiGe HBT 100). Although process 300 is presented as a series of numbered steps for the purposes of clarity, no order should be inferred from the numbering.
Process 300 begins with providing a substrate including a collector region (step 302). The substrate can be a p-type substrate or an n-type substrate. In one implementation, the collector region is doped n-type. Referring to the example of FIG. 4A, a p-type substrate 400 is provided including an n-type collector region 402. An n-type silicon and/or SiGe seed layer can further be formed over collector region 402
(not shown). A base/collector spacer is deposited over the collector region (step 304). The base/collector spacer can be n-type and/or undoped SiGe or Si. As shown in FIG. 4B, a base/collector spacer 404 is deposited over collector region 402. A compound base region is formed over the base/collector spacer (step 306). In one implementation, a p-type silicon germanium (SiGe) base region is formed. Referring to FIG. 4C, a p-type
SiGe base region 406 is deposited over base/collector spacer 404. A base/emitter spacer is deposited over the SiGe base region (step 308). As with the base/collector spacer, the base/emitter spacer can be n-type and/or undoped SiGe. A base/emitter spacer 408 is deposited over SiGe base region 406 (FIG. 4D). A mono-crystalline silicon cap layer is formed over the base/emitter spacer (step
310). In one implementation, the silicon cap layer is formed with process temperatures substantially ranging from 550°C to 900°C. An n-type region of the silicon cap layer can be doped (in-situ) with phosphorus (P) or Arsenic (A). Gas sources that can be used during the growth process of the silicon cap layer include: SiH4 - silicon source, GeH4 - germanium source, CH3SIH3 - carbon source, AsH3 - arsenic source, PH3 - phosphorus source, and hydrogen can be used as the carrier gas.
The silicon cap layer can also be doped (in-situ) by chemical vapor deposition (CVD) with diffusion modulating impurities, e.g., carbon (C)5 oxygen (O), or nitrogen (N); or any other diffusion modulating impurity that modifies interstitial and vacancy concentrations such as fluorine (F). In one implementation, carbon, nitrogen (N), fluorine (F), and/or oxygen levels are substantially in the range of 5El 6 atoms/cc to 1E21 atoms/cc. Doping of the silicon cap layer can be implemented using ion implantation in lieu of CVD methods. Also, molecular beam epitaxy (MBE) and ultra high vacuum chemical vapor deposition (UHVCVD) can be implemented to form and dope the silicon cap layer. In addition, the silicon cap layer can be doped by diffusing n-type dopants (e.g., arsenic (AS) or phosphorus (P)) through the emitter layer to the silicon cap layer. Additionally, the silicon cap layer can be formed to have a pre-determined width that permits a designer to tailor the amount of hole diffusion from base region 406 to an emitter region. Additionally, the designer can tailor the germanium (Ge) concentration and profile to accomplish a pre-determined amount of hole diffusion and base recombination current according to specific design constraints. Accordingly, as shown in FIG. 4E, a silicon cap layer 410 is formed over base/emitter spacer 408.
Optionally, second and third silicon cap layers are formed (steps 312-314). The second and third silicon cap layers can be formed to include properties similar to those discussed above in connection with step 310. An emitter region is formed over the silicon cap layer (step 316). As shown in FIG. 4F, an emitter region 412 is formed over silicon cap layer 410.
Equilibrium Band Diagrams
FIG. 5 A illustrates a band diagram 500A of a typical NPN Si/SiGe/Si filmstack. Layers within the NPN Si/SiGe/Si filmstack of FIG. 5 A include an n-type silicon or SiGe cap layer, a p-type SiGe base, and an n-type silicon seed layer. Band diagram 500A shows the conduction band (EC), the valence band (EV), the Fermi level (EF), and the intrinsic Fermi level (Ei). Also shown in band diagram 500A is the bandgap offset (ΔEV1) (between the base and the emitter) that occurs mostly in the valence band (EV). This offset represents the difference in valence band energy that occurs when germanium (Ge) is added to the silicon lattice versus a silicon only cap layer.
Varying the percentage of germanium (Ge) and/or the width of the potential barrier- i.e., the silicon cap layer (n-type Si cap) - permits bandgap tailoring of the silicon cap layer and more specifically of the bandgap offset. An optimum barrier height and width for adjusting parameters such as base current, collector current, and current gain can be determined experimentally, and will also be a function of the germanium (Ge), arsenic (As), and phosphorus (P) dopant levels as well as the levels of the diffusion modulating impurities such as carbon (C) and oxygen (O). FIG 5B illustrates a band diagram 500B of an NPN SiGe filmstack. Layers within the NPN SiGe filmstack of FIG. 5B include a first n-type silicon or SiGe cap layer, a second n-type silicon or SiGe cap layer, a p-type SiGe base, and an n-type silicon seed layer. Band diagram 500B illustrates dual bandgap offset structure (ΔEV1 and ΔEV2) separated by a distance (W). The bandgap offset magnitudes and a difference between ΔEV1 and ΔEV2 are generated by varying the percentage of germanium (Ge) within the first and/or second n-type silicon or SiGe cap layers.
FIG 5C illustrates a band diagram 500C of an NPN SiGe filmstack. Layers within the NPN SiGe filmstack of FIG. 5C include a first n-type silicon or SiGe cap layer, a second n-type silicon or SiGe cap layer, a p-type SiGe base, and an n-type silicon seed layer. Band diagram 500C illustrates another example of a dual bandgap offset structure (ΔEV1 and ΔEV2) separated by a distance (W).
An SiGe HBT according to the present invention (e.g., SiGe HBT 100) can be implemented within any type of digital circuit- e.g., digital circuit 600 as shown in FIG. 6. Digital circuit 600 can be associated with one or more of microcontrollers, memories, logic circuits, radio frequency (RF) components, sensors, communication systems, microwave devices, and the like.
Various implementations for fabricating an SiGe HBT have been described. Nevertheless, one or ordinary skill in the art will readily recognize that there that various modifications may be made to the implementations, and any variation would be within the spirit and scope of the present invention. For example, a silicon layer can be formed below the base region (e.g., base region 104) to include properties similar to a silicon cap layer (e.g., silicon cap layer 116) formed above the base region. Additionally, the germanium (Ge) profiles within these modified silicon regions (e.g., regions like silicon cap layer 116) can be tailored to have various shapes, such as for instance, box, trapezoid, triangular, or shapes with curvature. Accordingly, many modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the following claims.

Claims

CLAIMS We Claim:
1. A method for fabricating a heteroj unction bipolar transistor (HBT), the method comprising:
. providing a substrate including a collector region; forming a compound base region over the collector region; forming a cap layer overlying the compound base region including doping the cap layer with a pre-determined percentage of at least one element associated with the compound base region; and forming an emitter region over the cap layer.
2. The method of claim 1 , wherein forming a cap layer further includes doping the cap layer with a diffusion modulating impurity.
3. The method of claim 2, wherein the diffusion modulating impurity is an impurity which alters interstitial and vacancy concentrations with the cap layer.
4. The method of claim 2, wherein doping the cap layer with a diffusion modulating impurity includes doping the cap layer with carbon (C), oxygen (O), nitrogen (N), or fluorine (F).
5. The method of claim 4, wherein doping the cap layer with carbon (C), oxygen (O), nitrogen (N), or fluorine (F) includes doping the cap layer such that carbon (C), oxygen (O), nitrogen (N), or fluorine (F) levels are substantially in the range of 5El 6 atoms/cc to 1E21 atoms/cc.
6. The method of claim 2, wherein forming a cap layer further includes doping the cap layer using a chemical vapor deposition method or ion implantation method.
7. The method of claim 1 , wherein forming a cap layer includes forming the cap layer at a temperature substantially ranging from 550°C to 900°C.
8. A method for fabricating a heterojunction bipolar transistor (HBT), the method comprising: providing a substrate including a collector region; depositing silicon germanium (SiGe) to form a base region over the collector region; forming a silicon cap layer overlying the base region including doping the silicon cap layer with a pre-determined percentage of germanium (Ge); and forming an emitter region over the silicon cap layer.
9. The method of claim 8, further comprising: forming a base/collector spacer between the base region and the collector region; and forming a base/emitter spacer between the base region and the emitter region.
10. The method of claim 8, wherein forming a silicon cap layer further includes doping the silicon cap layer with a diffusion modulating impurity.
11. The method of claim 10, wherein doping the silicon cap layer with a diffusion modulating impurity includes doping the silicon cap layer with carbon (C), oxygen (O)5 nitrogen (N), or fluorine (F).
12. The method of claim 11, wherein doping the silicon cap layer with carbon (C), oxygen (O), nitrogen (N), or fluorine (F) includes doping the silicon cap layer such that carbon (C), oxygen (O), nitrogen (N), or fluorine (F) levels are substantially in the range of 5El 6 atoms/cc to 1E21 atoms/cc.
13. The method of claim 10, wherein forming a silicon cap layer further includes doping the silicon cap layer using a chemical vapor deposition method or ion implantation method.
14. The method of claim 8, wherein forming a silicon cap layer includes forming the silicon cap layer at a temperature substantially ranging from 5500C to 9000C.
15. A heterojunction bipolar transistor (HBT) comprising: a substrate including a collector region; a base region formed over the collector region, the base region including silicon germanium (SiGe); a silicon cap layer overlying the base region, the silicon cap layer being doped with a pre-determined percentage of germanium (Ge); and an emitter region formed over the silicon cap layer.
16. The transistor of claim 15, further comprising: a base/collector spacer formed between the base region and the collector region; and a base/emitter spacer formed between the base region and the emitter region.
17. The transistor of claim 15, wherein the silicon cap layer is doped with a diffusion modulating impurity.
18. The transistor of claim 17, wherein the diffusion modulating impurity includes carbon (C), oxygen (O), nitrogen (N), or fluorine (F).
19. The transistor of claim 18, wherein a level of the carbon (C), oxygen (O), nitrogen (N), or fluorine (F) is substantially in the range of 5El 6 atom's/cc to 1E21 atoms/cc.
20. A digital circuit including the transistor of claim 15.
21. The digital circuit of claim 20, wherein the digital circuit comprises digital circuitry associated with one or more of a microcontroller, memory, logic circuit, radio frequency (RF) component, sensor, communication system, or microwave device.
PCT/US2006/042683 2005-11-04 2006-10-31 Bandgap engineered mono-crystalline silicon cap layers for si-ge hbt performance enhancement WO2007056018A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/266,797 US7300849B2 (en) 2005-11-04 2005-11-04 Bandgap engineered mono-crystalline silicon cap layers for SiGe HBT performance enhancement
US11/266,797 2005-11-04

Publications (2)

Publication Number Publication Date
WO2007056018A2 true WO2007056018A2 (en) 2007-05-18
WO2007056018A3 WO2007056018A3 (en) 2007-10-04

Family

ID=38023790

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/042683 WO2007056018A2 (en) 2005-11-04 2006-10-31 Bandgap engineered mono-crystalline silicon cap layers for si-ge hbt performance enhancement

Country Status (3)

Country Link
US (1) US7300849B2 (en)
TW (1) TW200723525A (en)
WO (1) WO2007056018A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012110647A1 (en) * 2011-02-18 2012-08-23 Ihp Gmbh - Innovations For High Performance Microelectronics / Leibniz-Institut Für Innovative Mikroelektronik Silicon-based hetero-bipolar transistor comprising a collector layer made of an iii-v semiconductor

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7651919B2 (en) * 2005-11-04 2010-01-26 Atmel Corporation Bandgap and recombination engineered emitter layers for SiGe HBT performance optimization
US20080128749A1 (en) * 2006-12-01 2008-06-05 Darwin Gene Enicks Method and system for providing a drift coupled device
JP2008235560A (en) * 2007-03-20 2008-10-02 Matsushita Electric Ind Co Ltd Hetero junction bipolar transistor
US7929321B2 (en) * 2008-08-22 2011-04-19 Force-Mos Technology Corp Depletion mode trench MOSFET for improved efficiency of DC/DC converter applications
US8482101B2 (en) * 2009-06-22 2013-07-09 International Business Machines Corporation Bipolar transistor structure and method including emitter-base interface impurity
CN103137662B (en) * 2011-11-23 2015-08-19 上海华虹宏力半导体制造有限公司 Ge-Si heterojunction bipolar transistor and manufacture method
US9425260B2 (en) * 2014-03-13 2016-08-23 International Business Machines Corporation Application of super lattice films on insulator to lateral bipolar transistors

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5962880A (en) * 1996-07-12 1999-10-05 Hitachi, Ltd. Heterojunction bipolar transistor
US6764918B2 (en) * 2002-12-02 2004-07-20 Semiconductor Components Industries, L.L.C. Structure and method of making a high performance semiconductor device having a narrow doping profile

Family Cites Families (66)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2122738A5 (en) * 1971-01-21 1972-09-01 Corobit Anstalt
US4352532A (en) * 1980-09-15 1982-10-05 Robertshaw Controls Company Manifolding means for electrical and/or pneumatic control units and parts and methods therefor
US4383547A (en) * 1981-03-27 1983-05-17 Valin Corporation Purging apparatus
US4437479A (en) * 1981-12-30 1984-03-20 Atcor Decontamination apparatus for semiconductor wafer handling equipment
US4852516A (en) * 1986-05-19 1989-08-01 Machine Technology, Inc. Modular processing apparatus for processing semiconductor wafers
US4771326A (en) * 1986-07-09 1988-09-13 Texas Instruments Incorporated Composition double heterojunction transistor
GB8708926D0 (en) * 1987-04-14 1987-05-20 British Telecomm Bipolar transistor
US5001534A (en) * 1989-07-11 1991-03-19 At&T Bell Laboratories Heterojunction bipolar transistor
US5316958A (en) * 1990-05-31 1994-05-31 International Business Machines Corporation Method of dopant enhancement in an epitaxial silicon layer by using germanium
US5137047A (en) * 1990-08-24 1992-08-11 Mark George Delivery of reactive gas from gas pad to process tool
JP3130545B2 (en) * 1991-03-06 2001-01-31 株式会社東芝 Semiconductor device and method of manufacturing semiconductor device
JP3150376B2 (en) * 1991-09-30 2001-03-26 ローム株式会社 Fabrication of heterojunction bipolar transistor
JPH05109750A (en) * 1991-10-15 1993-04-30 Matsushita Electric Ind Co Ltd Semiconductor device and manufacture of the same
US5352912A (en) * 1991-11-13 1994-10-04 International Business Machines Corporation Graded bandgap single-crystal emitter heterojunction bipolar transistor
FR2692721B1 (en) * 1992-06-17 1995-06-30 France Telecom METHOD FOR PRODUCING A BIPOLAR HETEROJUNCTION TRANSISTOR AND TRANSISTOR OBTAINED.
JP2582519B2 (en) * 1992-07-13 1997-02-19 インターナショナル・ビジネス・マシーンズ・コーポレイション Bipolar transistor and method of manufacturing the same
US5316171A (en) * 1992-10-01 1994-05-31 Danner Harold J Jun Vacuum insulated container
US5523243A (en) * 1992-12-21 1996-06-04 International Business Machines Corporation Method of fabricating a triple heterojunction bipolar transistor
US5453124A (en) * 1992-12-30 1995-09-26 Texas Instruments Incorporated Programmable multizone gas injector for single-wafer semiconductor processing equipment
US5449294A (en) * 1993-03-26 1995-09-12 Texas Instruments Incorporated Multiple valve assembly and process
JP3156436B2 (en) * 1993-04-05 2001-04-16 日本電気株式会社 Heterojunction bipolar transistor
JP2551364B2 (en) * 1993-11-26 1996-11-06 日本電気株式会社 Semiconductor device
US5583059A (en) * 1994-06-01 1996-12-10 International Business Machines Corporation Fabrication of vertical SiGe base HBT with lateral collector contact on thin SOI
US5665614A (en) * 1995-06-06 1997-09-09 Hughes Electronics Method for making fully self-aligned submicron heterojunction bipolar transistor
FR2736468B1 (en) * 1995-07-07 1997-08-14 Thomson Csf BIPOLAR TRANSISTOR WITH OPTIMIZED STRUCTURE
KR100205017B1 (en) * 1995-12-20 1999-07-01 이계철 Method for manufacturing heterojunction bipolar transistor
JPH1079506A (en) * 1996-02-07 1998-03-24 Matsushita Electric Ind Co Ltd Semiconductor device and its manufacturing method
DE19609933A1 (en) * 1996-03-14 1997-09-18 Daimler Benz Ag Method of manufacturing a heterobipolar transistor
AU2139197A (en) * 1996-03-29 1997-10-22 Minnesota Mining And Manufacturing Company Apparatus and method for drying a coating on a substrate employing multiple drying subzones
US6099599A (en) * 1996-05-08 2000-08-08 Industrial Technology Research Institute Semiconductor device fabrication system
US5992463A (en) * 1996-10-30 1999-11-30 Unit Instruments, Inc. Gas panel
US6114216A (en) * 1996-11-13 2000-09-05 Applied Materials, Inc. Methods for shallow trench isolation
EP0890601B1 (en) * 1997-01-10 2006-05-24 Nippon Valqua Industries, Ltd. Surface modified fluoroelastomer sealing material
US5912481A (en) * 1997-09-29 1999-06-15 National Scientific Corp. Heterojunction bipolar transistor having wide bandgap, low interdiffusion base-emitter junction
US6423990B1 (en) * 1997-09-29 2002-07-23 National Scientific Corporation Vertical heterojunction bipolar transistor
US6598279B1 (en) * 1998-08-21 2003-07-29 Micron Technology, Inc. Multiple connection socket assembly for semiconductor fabrication equipment and methods employing same
US6563145B1 (en) * 1999-04-19 2003-05-13 Chang Charles E Methods and apparatus for a composite collector double heterojunction bipolar transistor
US6199255B1 (en) * 1999-10-06 2001-03-13 Taiwan Semiconductor Manufacturing Company, Ltd Apparatus for disassembling an injector head
US6442867B2 (en) * 2000-01-04 2002-09-03 Texas Instruments Incorporated Apparatus and method for cleaning a vertical furnace pedestal and cap
US6325886B1 (en) * 2000-02-14 2001-12-04 Redwood Microsystems, Inc. Method for attaching a micromechanical device to a manifold, and fluid control system produced thereby
US6531369B1 (en) * 2000-03-01 2003-03-11 Applied Micro Circuits Corporation Heterojunction bipolar transistor (HBT) fabrication using a selectively deposited silicon germanium (SiGe)
US6410396B1 (en) * 2000-04-26 2002-06-25 Mississippi State University Silicon carbide: germanium (SiC:Ge) heterojunction bipolar transistor; a new semiconductor transistor for high-speed, high-power applications
US6555874B1 (en) * 2000-08-28 2003-04-29 Sharp Laboratories Of America, Inc. Method of fabricating high performance SiGe heterojunction bipolar transistor BiCMOS on a silicon-on-insulator substrate
AU2001288629A1 (en) * 2000-08-31 2002-03-13 Chemtrace, Inc. Cleaning of semiconductor process equipment chamber parts using organic solvents
US20020163013A1 (en) * 2000-09-11 2002-11-07 Kenji Toyoda Heterojunction bipolar transistor
US6349744B1 (en) * 2000-10-13 2002-02-26 Mks Instruments, Inc. Manifold for modular gas box system
US6791692B2 (en) * 2000-11-29 2004-09-14 Lightwind Corporation Method and device utilizing plasma source for real-time gas sampling
US6509242B2 (en) * 2001-01-12 2003-01-21 Agere Systems Inc. Heterojunction bipolar transistor
AU2002306436A1 (en) * 2001-02-12 2002-10-15 Asm America, Inc. Improved process for deposition of semiconductor films
US6696710B2 (en) * 2001-02-27 2004-02-24 Agilent Technologies, Inc. Heterojunction bipolar transistor (HBT) having an improved emitter-base junction
US6541346B2 (en) * 2001-03-20 2003-04-01 Roger J. Malik Method and apparatus for a self-aligned heterojunction bipolar transistor using dielectric assisted metal liftoff process
US20020149033A1 (en) * 2001-04-12 2002-10-17 Michael Wojtowicz GaN HBT superlattice base structure
US6750119B2 (en) * 2001-04-20 2004-06-15 International Business Machines Corporation Epitaxial and polycrystalline growth of Si1-x-yGexCy and Si1-yCy alloy layers on Si by UHV-CVD
US6459104B1 (en) * 2001-05-10 2002-10-01 Newport Fab Method for fabricating lateral PNP heterojunction bipolar transistor and related structure
US6861324B2 (en) * 2001-06-15 2005-03-01 Maxim Integrated Products, Inc. Method of forming a super self-aligned hetero-junction bipolar transistor
US6870204B2 (en) * 2001-11-21 2005-03-22 Astralux, Inc. Heterojunction bipolar transistor containing at least one silicon carbide layer
JP4060580B2 (en) * 2001-11-29 2008-03-12 株式会社ルネサステクノロジ Heterojunction bipolar transistor
US6794237B2 (en) * 2001-12-27 2004-09-21 Texas Instruments Incorporated Lateral heterojunction bipolar transistor
US6670654B2 (en) * 2002-01-09 2003-12-30 International Business Machines Corporation Silicon germanium heterojunction bipolar transistor with carbon incorporation
JP3914064B2 (en) * 2002-02-28 2007-05-16 富士通株式会社 Method and apparatus for growing mixed crystal film
JP2003297849A (en) * 2002-04-05 2003-10-17 Toshiba Corp Heterojunction bipolar transistor and manufacture method therefor
JP4391069B2 (en) * 2002-04-30 2009-12-24 富士通マイクロエレクトロニクス株式会社 Hetero bipolar transistor and manufacturing method thereof
US6806513B2 (en) * 2002-10-08 2004-10-19 Eic Corporation Heterojunction bipolar transistor having wide bandgap material in collector
US7556048B2 (en) * 2002-11-15 2009-07-07 Agere Systems Inc. In-situ removal of surface impurities prior to arsenic-doped polysilicon deposition in the fabrication of a heterojunction bipolar transistor
US6861323B2 (en) * 2003-02-21 2005-03-01 Micrel, Inc. Method for forming a SiGe heterojunction bipolar transistor having reduced base resistance
US6797578B1 (en) * 2003-05-13 2004-09-28 Newport Fab, Llc Method for fabrication of emitter of a transistor and related structure

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5962880A (en) * 1996-07-12 1999-10-05 Hitachi, Ltd. Heterojunction bipolar transistor
US6764918B2 (en) * 2002-12-02 2004-07-20 Semiconductor Components Industries, L.L.C. Structure and method of making a high performance semiconductor device having a narrow doping profile

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012110647A1 (en) * 2011-02-18 2012-08-23 Ihp Gmbh - Innovations For High Performance Microelectronics / Leibniz-Institut Für Innovative Mikroelektronik Silicon-based hetero-bipolar transistor comprising a collector layer made of an iii-v semiconductor

Also Published As

Publication number Publication date
US20070111428A1 (en) 2007-05-17
US7300849B2 (en) 2007-11-27
WO2007056018A3 (en) 2007-10-04
TW200723525A (en) 2007-06-16

Similar Documents

Publication Publication Date Title
US7300849B2 (en) Bandgap engineered mono-crystalline silicon cap layers for SiGe HBT performance enhancement
US6674150B2 (en) Heterojunction bipolar transistor and method for fabricating the same
JP2582519B2 (en) Bipolar transistor and method of manufacturing the same
US7651919B2 (en) Bandgap and recombination engineered emitter layers for SiGe HBT performance optimization
US6756615B2 (en) Heterojunction bipolar transistor and its manufacturing method
US20050064672A1 (en) Bipolar transistor with lattice matched base layer
US7875908B2 (en) Selective links in silicon hetero-junction bipolar transistors using carbon doping and method of forming same
US6410975B1 (en) Bipolar transistor with reduced base resistance
US5952672A (en) Semiconductor device and method for fabricating the same
US6346452B1 (en) Method for controlling an N-type dopant concentration depth profile in bipolar transistor epitaxial layers
US20070148890A1 (en) Oxygen enhanced metastable silicon germanium film layer
JP5108694B2 (en) Thin film crystal wafer having pn junction and method for manufacturing the same
US20070102729A1 (en) Method and system for providing a heterojunction bipolar transistor having SiGe extensions
JP3515944B2 (en) Hetero bipolar transistor
US6258685B1 (en) Method of manufacturing hetero-junction bipolar transistor
US6759696B2 (en) Bipolar transistor, semiconductor device and method of manufacturing same
US5721438A (en) Heterojunction semiconductor device and method of manufacture
EP0715357A1 (en) Carbon-doped GaAsSb semiconductor
EP0779652A2 (en) Method for making a heterojunction bipolar transistor
US7214973B2 (en) Semiconductor device and method of manufacturing the same
JP2005032897A (en) Heterojunction bipolar transistor
CN117393430A (en) Preparation method of bipolar transistor and bipolar transistor
JP5543302B2 (en) Compound semiconductor wafer manufacturing method and compound semiconductor device
JPH05299432A (en) Compound semiconductor device
JP2000223498A (en) Fabrication of semiconductor device and heterojunction bipolar transistor, and amplifier

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 06827301

Country of ref document: EP

Kind code of ref document: A2