Búsqueda Imágenes Maps Play YouTube Noticias Gmail Drive Más »
Iniciar sesión
Usuarios de lectores de pantalla: deben hacer clic en este enlace para utilizar el modo de accesibilidad. Este modo tiene las mismas funciones esenciales pero funciona mejor con el lector.

Patentes

  1. Búsqueda avanzada de patentes
Número de publicaciónWO2007056735 A3
Tipo de publicaciónSolicitud
Número de solicitudPCT/US2006/060629
Fecha de publicación13 Dic 2007
Fecha de presentación7 Nov 2006
Fecha de prioridad7 Nov 2005
También publicado comoEP1952583A2, EP1952583A4, WO2007056735A2, WO2007056737A2, WO2007056737A3
Número de publicaciónPCT/2006/60629, PCT/US/2006/060629, PCT/US/2006/60629, PCT/US/6/060629, PCT/US/6/60629, PCT/US2006/060629, PCT/US2006/60629, PCT/US2006060629, PCT/US200660629, PCT/US6/060629, PCT/US6/60629, PCT/US6060629, PCT/US660629, WO 2007/056735 A3, WO 2007056735 A3, WO 2007056735A3, WO-A3-2007056735, WO2007/056735A3, WO2007056735 A3, WO2007056735A3
InventoresAnthony Mark Jones
SolicitanteAmbric Inc, Anthony Mark Jones
Exportar citaBiBTeX, EndNote, RefMan
Enlaces externos:  Patentscope, Espacenet
System of virtual data channels across clock boundaries in an integrated circuit
WO 2007056735 A3
Resumen
This disclosure relates to a system of communicating data within an integrated circuit across different clock boundaries. Multiple components can share common physical communication lines between elements within the system, even if those elements are in different clock domains. In some aspects, only one component can access the physical lines at a given time and a selection device chooses which component is active on the physical lines and makes the appropriate connection to the lines. The selection and connection can be completed without requiring or reporting information to the components, and is thus transparent.
Citas de patentes
Patente citada Fecha de presentación Fecha de publicación Solicitante Título
US5319771 *26 Abr 19937 Jun 1994Seiko Epson CorporationCPU clock generator having a low frequency output during I/O operations and a high frequency output during memory operations
US6636922 *15 Mar 200021 Oct 2003Adaptec, Inc.Methods and apparatus for implementing a host side advanced serial protocol
US20050044324 *31 Ago 200424 Feb 2005Abbas RashidAdvanced processor with mechanism for maximizing resource usage in an in-order pipeline with multiple threads
Otras citas
Referencia
1 *See also references of EP1952583A4
Clasificaciones
Clasificación internacionalH04L12/28
Clasificación cooperativaG06F13/4059, G06F13/4022, H04L7/02, H04L12/40019
Clasificación europeaH04L12/40A2, G06F13/40D5S4
Eventos legales
FechaCódigoEventoDescripción
15 Ago 2007121Ep: the epo has been informed by wipo that ep was designated in this application
8 May 2008NENPNon-entry into the national phase in:
Ref country code: DE