WO2007096844A3 - Memory with block-erasable locations - Google Patents

Memory with block-erasable locations Download PDF

Info

Publication number
WO2007096844A3
WO2007096844A3 PCT/IB2007/050605 IB2007050605W WO2007096844A3 WO 2007096844 A3 WO2007096844 A3 WO 2007096844A3 IB 2007050605 W IB2007050605 W IB 2007050605W WO 2007096844 A3 WO2007096844 A3 WO 2007096844A3
Authority
WO
WIPO (PCT)
Prior art keywords
blocks
free
block
memory
pointers
Prior art date
Application number
PCT/IB2007/050605
Other languages
French (fr)
Other versions
WO2007096844A2 (en
Inventor
Acht Victor M G Van
Nicolaas Lambert
Original Assignee
Nxp Bv
Acht Victor M G Van
Nicolaas Lambert
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv, Acht Victor M G Van, Nicolaas Lambert filed Critical Nxp Bv
Publication of WO2007096844A2 publication Critical patent/WO2007096844A2/en
Publication of WO2007096844A3 publication Critical patent/WO2007096844A3/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/0223User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023Free address space management
    • G06F12/0238Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
    • G06F12/0246Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

A non-volatile main memory (10) comprises a plurality of physical blocks of memory locations. Pointing information (112a-c, 114a-c) is stored in the main memory (10), the pointing information comprising pointers (112a-c) to used blocks in use for particular functions and pointers (114a-c) to free blocks that are free for future use for the particular functions. The free blocks to replace selected ones of the used blocks. After this happens an updated version of the pointing information may be written to the main memory only after using at least two of the free blocks as replacements. On start up at least one of the pointers (114a-c) to the free blocks is used to access at least one of the free blocks and to determining whether the accessed free block has been used as a replacement for a particular one of the used blocks. If so, the free block is used instead of the particular one of the used blocks.
PCT/IB2007/050605 2006-02-27 2007-02-26 Memory with block-erasable locations WO2007096844A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP06110440 2006-02-27
EP06110440.2 2006-02-27

Publications (2)

Publication Number Publication Date
WO2007096844A2 WO2007096844A2 (en) 2007-08-30
WO2007096844A3 true WO2007096844A3 (en) 2008-01-03

Family

ID=38165704

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2007/050605 WO2007096844A2 (en) 2006-02-27 2007-02-26 Memory with block-erasable locations

Country Status (1)

Country Link
WO (1) WO2007096844A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8205037B2 (en) 2009-04-08 2012-06-19 Google Inc. Data storage device capable of recognizing and controlling multiple types of memory chips operating at different voltages

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008087634A1 (en) * 2007-01-18 2008-07-24 Sandisk Il Ltd. A method and system for facilitating fast wake-up of a flash memory system
US7769945B2 (en) 2007-01-18 2010-08-03 Sandisk Il Ltd. Method and system for facilitating fast wake-up of a flash memory system
US8595572B2 (en) 2009-04-08 2013-11-26 Google Inc. Data storage device with metadata command

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
GAL E ET AL: "ALGORITHMS AND DATA STRUCTURES FOR FLASH MEMORIES", ACM COMPUTING SURVEYS, ACM, NEW YORK, NY, US, US, vol. 37, no. 2, June 2005 (2005-06-01), pages 138 - 163, XP002453935, ISSN: 0360-0300 *
KIM J ET AL: "A SPACE-EFFICIENT FLASH TRANSLATION LAYER FOR COMPACTFLASH SYSTEMS", IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, IEEE SERVICE CENTER, NEW YORK, NY, US, vol. 48, no. 2, May 2002 (2002-05-01), pages 366 - 375, XP001200465, ISSN: 0098-3063 *

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8205037B2 (en) 2009-04-08 2012-06-19 Google Inc. Data storage device capable of recognizing and controlling multiple types of memory chips operating at different voltages
US8239724B2 (en) 2009-04-08 2012-08-07 Google Inc. Error correction for a data storage device
US8244962B2 (en) 2009-04-08 2012-08-14 Google Inc. Command processor for a data storage device
US8250271B2 (en) 2009-04-08 2012-08-21 Google Inc. Command and interrupt grouping for a data storage device
US8380909B2 (en) 2009-04-08 2013-02-19 Google Inc. Multiple command queues having separate interrupts
US8566508B2 (en) 2009-04-08 2013-10-22 Google Inc. RAID configuration in a flash memory data storage device
US8566507B2 (en) 2009-04-08 2013-10-22 Google Inc. Data storage device capable of recognizing and controlling multiple types of memory chips
US8578084B2 (en) 2009-04-08 2013-11-05 Google Inc. Data storage device having multiple removable memory boards
US8639871B2 (en) 2009-04-08 2014-01-28 Google Inc. Partitioning a flash memory data storage device

Also Published As

Publication number Publication date
WO2007096844A2 (en) 2007-08-30

Similar Documents

Publication Publication Date Title
WO2007072367A3 (en) Memory with block-erasable locations
CN102063379B (en) Data storage method of FLASH memory
WO2008094455A3 (en) Hierarchical immutable content-addressable memory processor
WO2007072317A3 (en) Non-volatile memory with block erasable locations
WO2006132939A3 (en) Robust index storage for non-volatile memory
WO2008042283A3 (en) Write-in-place within a write-anywhere filesystem
WO2007028026A3 (en) Flash drive fast wear leveling
WO2010030715A3 (en) Managing cache data and metadata
WO2007072313A3 (en) Memory with block-erasable locations and a linked chain of pointers to locate blocks with pointer information
WO2008057557A3 (en) Memory system supporting nonvolatile physical memory
WO2006115517A3 (en) Local thumbnail cache
WO2008039527A3 (en) Method and apparatus for defragmenting a storage device
TW200731103A (en) Method of managing data snapshot images in a storage system
AU2003302824A1 (en) Improved tlb management for real-time applications
TW200608201A (en) Nonvolatile storage device and data write method
WO2007134065A3 (en) Systems and methods for measuring the useful life of solid-state storage devices
WO2007021997A3 (en) Snapshot indexing
TW200517835A (en) Cache memory and control method thereof
WO2006130208A3 (en) Translation information retrieval
WO2007139762A3 (en) Methods and apparatus for managing retention of information assets
TW200732917A (en) Dual mode access for non-volatile storage devices
TW200743965A (en) Mechanism and method to snapshot data
SG135056A1 (en) Data storage device using two types of storage medium
TW200745850A (en) Lookup table addressing system and method
EP1736884A3 (en) Flash storage

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2007705948

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07705948

Country of ref document: EP

Kind code of ref document: A2