WO2007115227A2 - Multi-port memory device having variable port speeds - Google Patents
Multi-port memory device having variable port speeds Download PDFInfo
- Publication number
- WO2007115227A2 WO2007115227A2 PCT/US2007/065723 US2007065723W WO2007115227A2 WO 2007115227 A2 WO2007115227 A2 WO 2007115227A2 US 2007065723 W US2007065723 W US 2007065723W WO 2007115227 A2 WO2007115227 A2 WO 2007115227A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- port
- ports
- memory device
- clock
- clock signal
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
- G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
- G06F13/4054—Coupling between buses using bus bridges where the bridge performs a synchronising function where the function is bus cycle extension, e.g. to meet the timing requirements of the target bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
- G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/10—Aspects relating to interfaces of memory device to external buses
- G11C2207/108—Wide data ports
Definitions
- a multi-port memory architecture allows accessing components to communicate with a common shared memory through dedicated ports.
- the various processing components in a mobile device may communicate with each other and with memory devices at different data rates.
- manufacturers were able to select a memory device having a speed that matched the requirements of the processing component to which it was connected. By reducing the component count, however, an incompatibility can arise between transmission and reception communication speeds of processing components and memory devices. It would therefore be advantageous to develop a multi-port memory device that is suitable for communicating with a wide variety of processing components at various data communication speeds.
- Figure 1 is a block diagram of a representative environment in which a multi-port memory device having variable port speeds may operate.
- Figure 2 is a block diagram of a clock distribution system for ports in a multi-port memory device.
- Figure 3 is a circuit diagram of a clock divider circuit that divides a clock signal to achieve a desired clock frequency.
- Figure 4 is a circuit diagram of a transmit circuit and a receive circuit that extend across a clock boundary in a multi-port memory device.
- a multi-port memory device having two or more ports wherein each port may operate at a different speed is disclosed.
- the multi-port memory device contains memory banks that may be accessed via the two or more ports.
- Two clock signals are applied to each port: a system clock and a port clock.
- the system clock is applied to port logic that interfaces with the memory banks so that the ports all operate at a common speed with respect to the memory banks.
- the port clock is applied to a clock divider circuit that is associated with each port.
- the port clock is divided to a desired frequency or kept at its original frequency.
- FIG. 1 is a block diagram of an environment in which a multi-port memory device 100 having variable speed ports may operate.
- the multi-port memory device contains two or more serial ports 110, each port being couplable to a system component 120.
- the system component can be any type of component that uses shared memory, such as a baseband processor, media processor, or LCD controller, and may act as a port master to configure and control the port.
- the memory device 100 contains one or more banks of memory (not shown) that store data that may be accessed via the ports.
- the banks of memory may be made up of dynamic random access memory (DRAM) or other common types of memory.
- DRAM dynamic random access memory
- a system clock 130 provides a common clocking signal that may be used by the memory device 100 and the components 120.
- Each component has a clock circuit (not shown) with appropriate bandwidth and jitter requirements.
- the system clock may be selectively divided at each port 110 so that each of the ports operates at a desired speed. Configuring the port speed on a port-by-port basis allows the port speed to be optimized to a corresponding component 120 that is attached to a port. While the communication between a port and attached component occurs at a configured speed, communication between the ports inside of the memory device occurs at a common speed.
- FIG. 2 is a block diagram of a clock distribution system for the ports in the multi-port memory device.
- a phase-locked loop 210 generates two clock signals that are distributed to the ports 110: a system clock (sck) and a port clock (pck).
- the system clock is applied to the port logic 220 of each port, such as the parallel processing and communication of data from the port to the memory banks, enabling all port logic to operate at a common speed.
- the port clock is applied to a clock divider circuit 230 that is associated with each port. As will be described in additional detail herein, the clock divider circuit selectively modifies the port clock to a desired clock frequency on a port-by-port basis.
- Modifying the port clock frequency on a port-by-port basis enables various physical-layer components 240 of the port, such as the analog portion and the serial to parallel conversion of data at the port, to operate at a desired speed.
- the transmit and receive components of each port may be configured to operate with a coupled system component on a port-by-port basis.
- a clock domain boundary 250 is depicted in the figure to conceptually show that a portion of the physical layer operates at the local port clock speed and a portion of the physical layer operates at the system clock speed.
- the system clock speed is 150 MHz and the port clock speed is 750 MHz, although the system and port clock speeds may be varied to suit the system in which the disclosed architecture is utilized.
- a clock divider circuit 230 is depicted in the figure as being present at each port, it will be appreciated that only some of the ports in a multi-port memory device may include the clock divider circuit.
- FIG. 3 is a circuit diagram of the clock divider circuit 230 that divides a clock signal to a desired frequency.
- the divider circuit comprises two multiplexers 310, 320 that are connected in series, and a number of clock dividers 330 that each divide the clock frequency by a fixed amount.
- multiplexers 310 and 320 are 4-to-1 multiplexers.
- the port clock (pck) is directly connected to one input of the first multiplexer 310, and is connected to each of the other inputs of the first multiplexer through a set of clock dividers.
- the clock dividers associated with the three inputs have values of 3/4, 2/4, and 1/4.
- the first multiplexer may output a clock signal at the original port clock frequency, or the first multiplexer may output a clock signal that is reduced in frequency to either 75%, 50%, or 25% of the original port clock frequency.
- the output of the first multiplexer is determined by the setting of a mode register (MRS).
- MRS mode register
- the output of the first multiplexer is directly connected to one input of the second multiplexer 320, and is connected to the other inputs of the second multiplexer through a set of clock dividers.
- the clock dividers associated with the second multiplexer have values of 1/2, 1/4, and 1/8.
- the output of the second multiplexer is also determined by the setting of the mode register (MRS).
- the output of the second multiplexer is a local port clock (Ipck).
- the local port clock may range from the same frequency as the port clock (pck) to 1/32 of the frequency of the port clock in the depicted embodiment.
- a clock divider 340 is coupled to the output of the second multiplexer 320.
- Clock divider 340 divides the local port clock by five. If the first and second multiplexers are set so that the local port clock (Ipck) is the same frequency as the port clock (pck), then in the depicted embodiment pf Figures 2 and 3, dividing the local port clock by five will generate a clock having the same frequency as the system clock (spk) (i.e., 750 MHz divided by five produces a 150 MHz clock signal).
- Figure 3 depicts a clock divider circuit with two multiplexers and certain clock divider values
- the configuration of the circuit may be modified depending on the particular application.
- the number of multiplexers, the number of inputs to each multiplexer, and the number and value of the clock dividers may all be varied depending on the application and the desired clock speeds.
- the value of the clock dividers 330 may be adjustable.
- Figure 4 is a circuit diagram of a transmit circuit 400 and a receive circuit 410 that extend across the clock domain boundary 250 in the multi-port memory device.
- the portions of the circuits to the left of the clock domain boundary 250 in the figure operate in the system clock (sck) domain.
- the portions of the circuits to the right of the clock domain boundary 250 operate in the local system clock (Isck) domain.
- the transmit circuit 400 is comprised of a set of four registers 430 that sequentially latch data that is received on the pl_tx_data lines. Bursts of data are received in four segments sized in accordance with the registers. The outputs from each of the registers are coupled to the inputs of a 4-to-1 multiplexer 450.
- a finite state machine 440 steps through the sequence 00, 01 , 10, 11 and applies the sequence to the multiplexer 450 in order to select the output from each of the registers in sequence. The finite state machine sequence is only generated when the tx_valid signal is detected. Data is thereby transmitted on the pl_tx_data_lsck lines. To avoid overflow of the registers, new data is received only when the previous four-segment burst of data has been processed.
- the receive circuit 410 is comprised of a pair of registers 460 that latch data that is received on the lp_rx_data_lsck lines.
- the rx_wr_ptr signal alternates between 0 and 1 , causing received data to be alternately latched into each register.
- Two registers are used to ensure that a read command does not overlap with a write command for data in a particular register.
- the outputs from each of the registers are coupled to the inputs of a multiplexer 470.
- a finite state machine 480 generates and applies a sequence to the multiplexer in order to select the appropriate output from the registers 460 and provide the received data on the lp_rx_data lines.
- all of the ports may be configured to operate at the highest speed setting available to each port.
- a port master may then selectively modify one or more of the ports to configure the ports for a desired application.
- a supervising port master may configure all of the ports of a device.
- aspects of the invention may be practiced with conventional systems.
- the construction and operation of the various blocks shown in the figures may be of conventional design, and need not be described in further detail herein to make and use the invention, because such blocks will be understood by those skilled in the relevant art.
- aspects of the system may be implemented using computer-executable instructions, such as program modules, executed by one or more computers or other devices.
- program modules include routines, programs, objects, components, data structures, and so on that perform particular tasks or implement particular abstract data types.
- the functionality of the program modules may be combined or distributed as desired in various embodiments.
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP07759902A EP2008281B1 (en) | 2006-03-30 | 2007-03-30 | Multi-port memory device having variable port speeds |
JP2009503325A JP5188493B2 (en) | 2006-03-30 | 2007-03-30 | Multiport memory device with variable port speed |
KR1020087026515A KR101323400B1 (en) | 2006-03-30 | 2007-03-30 | Multi-port memory device having variable port speeds |
CN2007800185044A CN101449334B (en) | 2006-03-30 | 2007-03-30 | Multi-port memory device having variable port speeds |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US78840106P | 2006-03-30 | 2006-03-30 | |
US60/788,401 | 2006-03-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2007115227A2 true WO2007115227A2 (en) | 2007-10-11 |
WO2007115227A3 WO2007115227A3 (en) | 2007-11-29 |
Family
ID=38421761
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2007/065723 WO2007115227A2 (en) | 2006-03-30 | 2007-03-30 | Multi-port memory device having variable port speeds |
PCT/US2007/065722 WO2007115226A2 (en) | 2006-03-30 | 2007-03-30 | Inter-port communication in a multi- port memory device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2007/065722 WO2007115226A2 (en) | 2006-03-30 | 2007-03-30 | Inter-port communication in a multi- port memory device |
Country Status (7)
Country | Link |
---|---|
US (2) | US7639561B2 (en) |
EP (2) | EP2008281B1 (en) |
JP (2) | JP5188493B2 (en) |
KR (2) | KR101323400B1 (en) |
CN (3) | CN101438242B (en) |
TW (3) | TWI340982B (en) |
WO (2) | WO2007115227A2 (en) |
Families Citing this family (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9104599B2 (en) | 2007-12-06 | 2015-08-11 | Intelligent Intellectual Property Holdings 2 Llc | Apparatus, system, and method for destaging cached data |
US8443134B2 (en) | 2006-12-06 | 2013-05-14 | Fusion-Io, Inc. | Apparatus, system, and method for graceful cache device degradation |
US8706968B2 (en) | 2007-12-06 | 2014-04-22 | Fusion-Io, Inc. | Apparatus, system, and method for redundant write caching |
WO2008070814A2 (en) | 2006-12-06 | 2008-06-12 | Fusion Multisystems, Inc. (Dba Fusion-Io) | Apparatus, system, and method for a scalable, composite, reconfigurable backplane |
US8489817B2 (en) | 2007-12-06 | 2013-07-16 | Fusion-Io, Inc. | Apparatus, system, and method for caching data |
US9519540B2 (en) | 2007-12-06 | 2016-12-13 | Sandisk Technologies Llc | Apparatus, system, and method for destaging cached data |
US7836226B2 (en) | 2007-12-06 | 2010-11-16 | Fusion-Io, Inc. | Apparatus, system, and method for coordinating storage requests in a multi-processor/multi-thread environment |
DE102008011925B4 (en) * | 2008-02-29 | 2018-03-15 | Globalfoundries Inc. | Safe initialization of computer systems |
US8230180B2 (en) * | 2008-06-11 | 2012-07-24 | Samsung Electronics Co., Ltd. | Shared memory burst communications |
KR20100085564A (en) * | 2009-01-21 | 2010-07-29 | 삼성전자주식회사 | Data processing system and data processing method thereof |
US8769213B2 (en) * | 2009-08-24 | 2014-07-01 | Micron Technology, Inc. | Multi-port memory and operation |
JP2011058847A (en) * | 2009-09-07 | 2011-03-24 | Renesas Electronics Corp | Semiconductor integrated circuit device |
US9021158B2 (en) | 2009-09-09 | 2015-04-28 | SanDisk Technologies, Inc. | Program suspend/resume for memory |
US9223514B2 (en) | 2009-09-09 | 2015-12-29 | SanDisk Technologies, Inc. | Erase suspend/resume for memory |
WO2011031900A2 (en) | 2009-09-09 | 2011-03-17 | Fusion-Io, Inc. | Apparatus, system, and method for power reduction management in a storage device |
US8972627B2 (en) | 2009-09-09 | 2015-03-03 | Fusion-Io, Inc. | Apparatus, system, and method for managing operations for data storage media |
US8458581B2 (en) * | 2009-10-15 | 2013-06-04 | Ansaldo Sts Usa, Inc. | System and method to serially transmit vital data from two processors |
US8190944B2 (en) * | 2009-12-11 | 2012-05-29 | Ati Technologies Ulc | Device configured to switch a clock speed for multiple links running at different clock speeds and method for switching the clock speed |
US8775856B1 (en) * | 2010-03-10 | 2014-07-08 | Smsc Holdings S.A.R.L. | System and method for generating clock signal for a plurality of communication ports by selectively dividing a reference clock signal with a plurality of ratios |
JP2011227834A (en) * | 2010-04-22 | 2011-11-10 | Sony Corp | Signal control device and signal control method |
US8984216B2 (en) | 2010-09-09 | 2015-03-17 | Fusion-Io, Llc | Apparatus, system, and method for managing lifetime of a storage device |
KR101796116B1 (en) | 2010-10-20 | 2017-11-10 | 삼성전자 주식회사 | Semiconductor device, memory module and memory system having the same and operating method thereof |
US9047178B2 (en) | 2010-12-13 | 2015-06-02 | SanDisk Technologies, Inc. | Auto-commit memory synchronization |
US9208071B2 (en) | 2010-12-13 | 2015-12-08 | SanDisk Technologies, Inc. | Apparatus, system, and method for accessing memory |
WO2012082792A2 (en) | 2010-12-13 | 2012-06-21 | Fusion-Io, Inc. | Apparatus, system, and method for auto-commit memory |
US9218278B2 (en) | 2010-12-13 | 2015-12-22 | SanDisk Technologies, Inc. | Auto-commit memory |
US10817421B2 (en) | 2010-12-13 | 2020-10-27 | Sandisk Technologies Llc | Persistent data structures |
US10817502B2 (en) | 2010-12-13 | 2020-10-27 | Sandisk Technologies Llc | Persistent memory management |
US8966184B2 (en) | 2011-01-31 | 2015-02-24 | Intelligent Intellectual Property Holdings 2, LLC. | Apparatus, system, and method for managing eviction of data |
WO2012112618A1 (en) * | 2011-02-14 | 2012-08-23 | The Regents Of The University Of California | Multi-band interconnect for inter-chip and intra-chip communications |
WO2012116369A2 (en) | 2011-02-25 | 2012-08-30 | Fusion-Io, Inc. | Apparatus, system, and method for managing contents of a cache |
CN102176138B (en) * | 2011-03-01 | 2013-04-03 | 上海维宏电子科技股份有限公司 | Hardware port targeted management control method for numerical control system |
US8543774B2 (en) | 2011-04-05 | 2013-09-24 | Ansaldo Sts Usa, Inc. | Programmable logic apparatus employing shared memory, vital processor and non-vital communications processor, and system including the same |
US9767032B2 (en) | 2012-01-12 | 2017-09-19 | Sandisk Technologies Llc | Systems and methods for cache endurance |
US9251086B2 (en) | 2012-01-24 | 2016-02-02 | SanDisk Technologies, Inc. | Apparatus, system, and method for managing a cache |
CN104123241B (en) * | 2013-04-24 | 2017-08-29 | 华为技术有限公司 | Internal memory anonymity page initial method, apparatus and system |
US20140321471A1 (en) * | 2013-04-26 | 2014-10-30 | Mediatek Inc. | Switching fabric of network device that uses multiple store units and multiple fetch units operated at reduced clock speeds and related method thereof |
US8963587B2 (en) * | 2013-05-14 | 2015-02-24 | Apple Inc. | Clock generation using fixed dividers and multiplex circuits |
US9666244B2 (en) | 2014-03-01 | 2017-05-30 | Fusion-Io, Inc. | Dividing a storage procedure |
US9665432B2 (en) * | 2014-08-07 | 2017-05-30 | Microsoft Technology Licensing, Llc | Safe data access following storage failure |
US9847918B2 (en) | 2014-08-12 | 2017-12-19 | Microsoft Technology Licensing, Llc | Distributed workload reassignment following communication failure |
US9933950B2 (en) | 2015-01-16 | 2018-04-03 | Sandisk Technologies Llc | Storage operation interrupt |
US20160378151A1 (en) * | 2015-06-26 | 2016-12-29 | Intel Corporation | Rack scale architecture (rsa) and shared memory controller (smc) techniques of fast zeroing |
US9690494B2 (en) * | 2015-07-21 | 2017-06-27 | Qualcomm Incorporated | Managing concurrent access to multiple storage bank domains by multiple interfaces |
US9996138B2 (en) * | 2015-09-04 | 2018-06-12 | Mediatek Inc. | Electronic system and related clock managing method |
CN105701026A (en) * | 2016-01-04 | 2016-06-22 | 上海斐讯数据通信技术有限公司 | Data collector and method for collecting data by utilizing system redundant resources |
KR20180033368A (en) * | 2016-09-23 | 2018-04-03 | 삼성전자주식회사 | Electronic device comprising storage devices transmitting reference clock via cascade coupling structure |
KR102438319B1 (en) * | 2018-02-07 | 2022-09-01 | 한국전자통신연구원 | Apparatus and method for interfacing common memory |
CN111142955B (en) * | 2019-12-31 | 2021-07-16 | 联想(北京)有限公司 | Information processing method and device |
US11567708B2 (en) * | 2021-01-05 | 2023-01-31 | Brother Kogyo Kabushiki Kaisha | Image forming apparatus having one or more ports to which portable memory is attachable |
Family Cites Families (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4344133A (en) * | 1978-07-31 | 1982-08-10 | Motorola, Inc. | Method for synchronizing hardware and software |
US4449183A (en) * | 1979-07-09 | 1984-05-15 | Digital Equipment Corporation | Arbitration scheme for a multiported shared functional device for use in multiprocessing systems |
US4729091A (en) | 1984-11-13 | 1988-03-01 | International Business Machines Corporation | Directing storage requests prior to address comparator initialization with a reference address range |
IT1184553B (en) * | 1985-05-07 | 1987-10-28 | Honeywell Inf Systems | SYSTEM ARCHITECTURE WITH MULTIPLE PROCESSORS |
US5142683A (en) | 1987-03-09 | 1992-08-25 | Unisys Corporation | Intercomputer communication control apparatus and method |
WO1988010469A1 (en) * | 1987-06-18 | 1988-12-29 | Unisys Corporation | Intercomputer communication control apparatus and method |
US5144314A (en) | 1987-10-23 | 1992-09-01 | Allen-Bradley Company, Inc. | Programmable object identification transponder system |
US4987529A (en) * | 1988-08-11 | 1991-01-22 | Ast Research, Inc. | Shared memory bus system for arbitrating access control among contending memory refresh circuits, peripheral controllers, and bus masters |
US5197130A (en) * | 1989-12-29 | 1993-03-23 | Supercomputer Systems Limited Partnership | Cluster architecture for a highly parallel scalar/vector multiprocessor system |
US5175853A (en) * | 1990-10-09 | 1992-12-29 | Intel Corporation | Transparent system interrupt |
JPH04367963A (en) * | 1991-06-15 | 1992-12-21 | Hitachi Ltd | Shared storage communication system |
US5423008A (en) * | 1992-08-03 | 1995-06-06 | Silicon Graphics, Inc. | Apparatus and method for detecting the activities of a plurality of processors on a shared bus |
JP3442128B2 (en) * | 1994-02-21 | 2003-09-02 | 松下電工株式会社 | Method and apparatus for communication between processors |
JP3447404B2 (en) | 1994-12-08 | 2003-09-16 | 日本電気株式会社 | Multiprocessor system |
US5925099A (en) * | 1995-06-15 | 1999-07-20 | Intel Corporation | Method and apparatus for transporting messages between processors in a multiple processor system |
US6167487A (en) | 1997-03-07 | 2000-12-26 | Mitsubishi Electronics America, Inc. | Multi-port RAM having functionally identical ports |
US5901309A (en) * | 1997-10-07 | 1999-05-04 | Telefonaktiebolaget Lm Ericsson (Publ) | Method for improved interrupt handling within a microprocessor |
US6118792A (en) | 1997-11-21 | 2000-09-12 | Nortel Networks Corporation | Method and apparatus for a flexible access rate common-memory packet switch |
US6313766B1 (en) * | 1998-07-01 | 2001-11-06 | Intel Corporation | Method and apparatus for accelerating software decode of variable length encoded information |
US6263390B1 (en) * | 1998-08-18 | 2001-07-17 | Ati International Srl | Two-port memory to connect a microprocessor bus to multiple peripherals |
KR100284741B1 (en) | 1998-12-18 | 2001-03-15 | 윤종용 | Local clock signal generation circuit and method, Internal clock signal generation circuit and method, Semiconductor memory device using the same |
US6002633A (en) | 1999-01-04 | 1999-12-14 | International Business Machines Corporation | Performance optimizing compiler for building a compiled SRAM |
US6378051B1 (en) * | 1999-06-14 | 2002-04-23 | Maxtor Corporation | Interrupt signal prioritized shared buffer memory access system and method |
US6396324B1 (en) | 2000-05-08 | 2002-05-28 | International Business Machines Corporation | Clock system for an embedded semiconductor memory unit |
US6845409B1 (en) * | 2000-07-25 | 2005-01-18 | Sun Microsystems, Inc. | Data exchange methods for a switch which selectively forms a communication channel between a processing unit and multiple devices |
TW530207B (en) * | 2000-09-05 | 2003-05-01 | Samsung Electronics Co Ltd | Semiconductor memory device having altered clock frequency for address and/or command signals, and memory module and system having the same |
US6665795B1 (en) * | 2000-10-06 | 2003-12-16 | Intel Corporation | Resetting a programmable processor |
US6938164B1 (en) * | 2000-11-22 | 2005-08-30 | Microsoft Corporation | Method and system for allowing code to be securely initialized in a computer |
CA2432386A1 (en) * | 2001-01-31 | 2002-08-08 | International Business Machines Corporation | Method and apparatus for transferring interrupts from a peripheral device to a host computer system |
US6877071B2 (en) | 2001-08-20 | 2005-04-05 | Technology Ip Holdings, Inc. | Multi-ported memory |
US6795360B2 (en) | 2001-08-23 | 2004-09-21 | Integrated Device Technology, Inc. | Fifo memory devices that support all four combinations of DDR or SDR write modes with DDR or SDR read modes |
US7032106B2 (en) | 2001-12-27 | 2006-04-18 | Computer Network Technology Corporation | Method and apparatus for booting a microprocessor |
US7571287B2 (en) * | 2003-03-13 | 2009-08-04 | Marvell World Trade Ltd. | Multiport memory architecture, devices and systems including the same, and methods of using the same |
CN1275143C (en) * | 2003-06-11 | 2006-09-13 | 华为技术有限公司 | Data processing system and method |
KR100606242B1 (en) * | 2004-01-30 | 2006-07-31 | 삼성전자주식회사 | Volatile Memory Device for buffering between non-Volatile Memory and host, Multi-chip packaged Semiconductor Device and Apparatus for processing data using the same |
JP4346506B2 (en) * | 2004-06-07 | 2009-10-21 | 株式会社リコー | First-in first-out memory and storage medium control device using the same |
WO2006029094A2 (en) * | 2004-09-02 | 2006-03-16 | Xencor, Inc. | Erythropoietin derivatives with altered immunogenicity |
US20060072563A1 (en) | 2004-10-05 | 2006-04-06 | Regnier Greg J | Packet processing |
JP2006301894A (en) * | 2005-04-20 | 2006-11-02 | Nec Electronics Corp | Multiprocessor system and message transfer method for multiprocessor system |
JP2006309512A (en) * | 2005-04-28 | 2006-11-09 | Nec Electronics Corp | Multiprocessor system, and message transmission method for multiprocessor system |
JP4425243B2 (en) | 2005-10-17 | 2010-03-03 | Okiセミコンダクタ株式会社 | Semiconductor memory device |
US7369453B2 (en) | 2006-02-28 | 2008-05-06 | Samsung Electronics Co., Ltd. | Multi-port memory device and method of controlling the same |
US7433263B2 (en) | 2006-02-28 | 2008-10-07 | Samsung Electronics Co., Ltd. | Multi-port semiconductor device and method thereof |
KR100909805B1 (en) * | 2006-09-21 | 2009-07-29 | 주식회사 하이닉스반도체 | Multiport memory device |
-
2007
- 2007-03-30 KR KR1020087026515A patent/KR101323400B1/en active IP Right Grant
- 2007-03-30 US US11/694,813 patent/US7639561B2/en active Active
- 2007-03-30 WO PCT/US2007/065723 patent/WO2007115227A2/en active Application Filing
- 2007-03-30 WO PCT/US2007/065722 patent/WO2007115226A2/en active Application Filing
- 2007-03-30 TW TW096111507A patent/TWI340982B/en active
- 2007-03-30 CN CN2007800160526A patent/CN101438242B/en active Active
- 2007-03-30 KR KR1020087026426A patent/KR101341286B1/en active IP Right Grant
- 2007-03-30 JP JP2009503325A patent/JP5188493B2/en active Active
- 2007-03-30 TW TW096111501A patent/TWI386846B/en active
- 2007-03-30 EP EP07759902A patent/EP2008281B1/en active Active
- 2007-03-30 EP EP07759901A patent/EP2008164A2/en not_active Ceased
- 2007-03-30 US US11/694,819 patent/US7949863B2/en active Active
- 2007-03-30 TW TW096111504A patent/TWI353124B/en active
- 2007-03-30 JP JP2009503324A patent/JP5197571B2/en active Active
- 2007-03-30 CN CN2007800183833A patent/CN101449262B/en active Active
- 2007-03-30 CN CN2007800185044A patent/CN101449334B/en active Active
Non-Patent Citations (1)
Title |
---|
None |
Also Published As
Publication number | Publication date |
---|---|
CN101438242A (en) | 2009-05-20 |
WO2007115226A2 (en) | 2007-10-11 |
US7949863B2 (en) | 2011-05-24 |
CN101438242B (en) | 2013-09-18 |
EP2008281B1 (en) | 2012-01-25 |
JP2009532815A (en) | 2009-09-10 |
KR20090007378A (en) | 2009-01-16 |
WO2007115226A3 (en) | 2008-10-30 |
TW200802082A (en) | 2008-01-01 |
US20070234021A1 (en) | 2007-10-04 |
TWI353124B (en) | 2011-11-21 |
KR101323400B1 (en) | 2013-10-29 |
JP5188493B2 (en) | 2013-04-24 |
EP2008281A2 (en) | 2008-12-31 |
EP2008164A2 (en) | 2008-12-31 |
US7639561B2 (en) | 2009-12-29 |
CN101449334A (en) | 2009-06-03 |
TW200818734A (en) | 2008-04-16 |
WO2007115227A3 (en) | 2007-11-29 |
KR101341286B1 (en) | 2013-12-12 |
JP2009532782A (en) | 2009-09-10 |
TW200802403A (en) | 2008-01-01 |
CN101449262A (en) | 2009-06-03 |
TWI340982B (en) | 2011-04-21 |
TWI386846B (en) | 2013-02-21 |
JP5197571B2 (en) | 2013-05-15 |
CN101449334B (en) | 2012-04-25 |
US20070245094A1 (en) | 2007-10-18 |
KR20080104388A (en) | 2008-12-02 |
CN101449262B (en) | 2012-07-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7639561B2 (en) | Multi-port memory device having variable port speeds | |
US11886272B2 (en) | Dynamically changing data access bandwidth by selectively enabling and disabling data links | |
US10853304B2 (en) | System on chip including clock management unit and method of operating the system on chip | |
US8683149B2 (en) | Reconfigurable memory controller | |
US7934115B2 (en) | Deriving clocks in a memory system | |
US9450620B1 (en) | Fast indirect antenna control | |
US7369453B2 (en) | Multi-port memory device and method of controlling the same | |
JP2008165790A (en) | Modular memory controller clocking architecture | |
US8754681B2 (en) | Multi-part clock management | |
US9202541B2 (en) | Semiconductor apparatus configured to reduce data processing performance | |
US8743634B2 (en) | Generic low power strobe based system and method for interfacing memory controller and source synchronous memory | |
CN111313869A (en) | Clock switching circuit of gigabit Ethernet transceiver | |
US20080263287A1 (en) | Multi-port memory device and communication system having the same | |
TW201904243A (en) | Radio frequency front-end slew and jitter consistency for voltages below 1.8 volts | |
EP2057761A2 (en) | Communication system and method for operating a communication system | |
EP4160358A2 (en) | System on chip and application processor | |
JP6090017B2 (en) | Computer system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200780018504.4 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 07759902 Country of ref document: EP Kind code of ref document: A2 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2009503325 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007759902 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020087026515 Country of ref document: KR |