WO2007130921A3 - Memory module with reduced access granularity - Google Patents
Memory module with reduced access granularity Download PDFInfo
- Publication number
- WO2007130921A3 WO2007130921A3 PCT/US2007/067814 US2007067814W WO2007130921A3 WO 2007130921 A3 WO2007130921 A3 WO 2007130921A3 US 2007067814 W US2007067814 W US 2007067814W WO 2007130921 A3 WO2007130921 A3 WO 2007130921A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- memory module
- memory
- reduced access
- access granularity
- data paths
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/1642—Handling requests for interconnection or transfer for access to memory bus based on arbitration with request queuing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1081—Address translation for peripheral access to main memory, e.g. direct memory access [DMA]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
- G06F13/1663—Access to shared memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1678—Details of memory controller using bus width
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1684—Details of memory controller using multiple buses
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
- G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
- G11C7/1012—Data reordering during input/output, e.g. crossbars, layers of multiplexers, shifting or rotating
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/1045—Read-write mode select circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/65—Details of virtual memory and virtual address translation
- G06F2212/656—Address space sharing
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09218—Conductive traces
- H05K2201/09227—Layout details of a plurality of traces, e.g. escape layout for Ball Grid Array [BGA] mounting
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10159—Memory
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Abstract
A memory module having reduced access granularity. The memory module includes a substrate having signal lines thereon that form a control path and first and second data paths, and further includes first and second memory devices coupled in common to the control path and coupled respectively to the first and second data paths. The first and second memory devices include control circuitry to receive respective first and second memory access commands via the control path and to effect concurrent data transfer on the first and second data paths in response to the first and second memory access commands.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP11179126.5A EP2393086B1 (en) | 2006-05-02 | 2007-04-30 | Memory module with reduced access granularity |
EP09167223.8A EP2113923B1 (en) | 2006-05-02 | 2007-04-30 | Memory module with reduced access granularity |
JP2009510005A JP5249926B2 (en) | 2006-05-02 | 2007-04-30 | Memory module with reduced access granularity |
EP07782931.5A EP2016497B1 (en) | 2006-05-02 | 2007-04-30 | Memory module with reduced access granularity |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/381,349 | 2006-05-02 | ||
US11/381,349 US20070260841A1 (en) | 2006-05-02 | 2006-05-02 | Memory module with reduced access granularity |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2007130921A2 WO2007130921A2 (en) | 2007-11-15 |
WO2007130921A3 true WO2007130921A3 (en) | 2008-04-17 |
Family
ID=38662472
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2007/067814 WO2007130921A2 (en) | 2006-05-02 | 2007-04-30 | Memory module with reduced access granularity |
Country Status (4)
Country | Link |
---|---|
US (8) | US20070260841A1 (en) |
EP (5) | EP2016497B1 (en) |
JP (1) | JP5249926B2 (en) |
WO (1) | WO2007130921A2 (en) |
Families Citing this family (143)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7280428B2 (en) | 2004-09-30 | 2007-10-09 | Rambus Inc. | Multi-column addressing mode memory system including an integrated circuit memory device |
US8595459B2 (en) | 2004-11-29 | 2013-11-26 | Rambus Inc. | Micro-threaded memory |
US20070260841A1 (en) * | 2006-05-02 | 2007-11-08 | Hampel Craig E | Memory module with reduced access granularity |
US7701764B2 (en) * | 2006-05-17 | 2010-04-20 | Micron Technology, Inc. | Apparatus and method for reduced peak power consumption during common operation of multi-NAND flash memory devices |
US7564735B2 (en) * | 2006-07-05 | 2009-07-21 | Qimonda Ag | Memory device, and method for operating a memory device |
US7769942B2 (en) | 2006-07-27 | 2010-08-03 | Rambus, Inc. | Cross-threaded memory system |
US11244727B2 (en) * | 2006-11-29 | 2022-02-08 | Rambus Inc. | Dynamic memory rank configuration |
KR20080083796A (en) * | 2007-03-13 | 2008-09-19 | 주식회사 하이닉스반도체 | Semiconductor memory system |
CN101702947B (en) | 2007-04-12 | 2017-02-15 | 拉姆伯斯公司 | memory system with point-to-point request interconnect, memory controller and method |
US9396103B2 (en) * | 2007-06-08 | 2016-07-19 | Sandisk Technologies Llc | Method and system for storage address re-mapping for a memory device |
US8086936B2 (en) | 2007-08-31 | 2011-12-27 | International Business Machines Corporation | Performing error correction at a memory device level that is transparent to a memory channel |
US7840748B2 (en) | 2007-08-31 | 2010-11-23 | International Business Machines Corporation | Buffered memory module with multiple memory device data interface ports supporting double the memory capacity |
US7818497B2 (en) | 2007-08-31 | 2010-10-19 | International Business Machines Corporation | Buffered memory module supporting two independent memory channels |
US8082482B2 (en) | 2007-08-31 | 2011-12-20 | International Business Machines Corporation | System for performing error correction operations in a memory hub device of a memory module |
US7899983B2 (en) * | 2007-08-31 | 2011-03-01 | International Business Machines Corporation | Buffered memory module supporting double the memory device data width in the same physical space as a conventional memory module |
US7861014B2 (en) | 2007-08-31 | 2010-12-28 | International Business Machines Corporation | System for supporting partial cache line read operations to a memory module to reduce read data traffic on a memory channel |
US7865674B2 (en) | 2007-08-31 | 2011-01-04 | International Business Machines Corporation | System for enhancing the memory bandwidth available through a memory module |
US8019919B2 (en) | 2007-09-05 | 2011-09-13 | International Business Machines Corporation | Method for enhancing the memory bandwidth available through a memory module |
US8781053B2 (en) | 2007-12-14 | 2014-07-15 | Conversant Intellectual Property Management Incorporated | Clock reproducing and timing method in a system having a plurality of devices |
US8467486B2 (en) * | 2007-12-14 | 2013-06-18 | Mosaid Technologies Incorporated | Memory controller with flexible data alignment to clock |
US7925825B2 (en) | 2008-01-24 | 2011-04-12 | International Business Machines Corporation | System to support a full asynchronous interface within a memory hub device |
US8140936B2 (en) | 2008-01-24 | 2012-03-20 | International Business Machines Corporation | System for a combined error correction code and cyclic redundancy check code for a memory channel |
US7925824B2 (en) | 2008-01-24 | 2011-04-12 | International Business Machines Corporation | System to reduce latency by running a memory channel frequency fully asynchronous from a memory device frequency |
US7770077B2 (en) | 2008-01-24 | 2010-08-03 | International Business Machines Corporation | Using cache that is embedded in a memory hub to replace failed memory cells in a memory subsystem |
US7925826B2 (en) | 2008-01-24 | 2011-04-12 | International Business Machines Corporation | System to increase the overall bandwidth of a memory channel by allowing the memory channel to operate at a frequency independent from a memory device frequency |
US7930470B2 (en) | 2008-01-24 | 2011-04-19 | International Business Machines Corporation | System to enable a memory hub device to manage thermal conditions at a memory device level transparent to a memory controller |
US7930469B2 (en) * | 2008-01-24 | 2011-04-19 | International Business Machines Corporation | System to provide memory system power reduction without reducing overall memory system performance |
WO2009137157A1 (en) * | 2008-03-31 | 2009-11-12 | Rambus Inc. | Independent threading of memory devices disposed on memory modules |
US8060692B2 (en) * | 2008-06-27 | 2011-11-15 | Intel Corporation | Memory controller using time-staggered lockstep sub-channels with buffered memory |
KR100968458B1 (en) * | 2008-10-14 | 2010-07-07 | 주식회사 하이닉스반도체 | Semiconductor Memory Apparatus |
WO2010093538A1 (en) | 2009-02-11 | 2010-08-19 | Rambus Inc. | Shared access memory scheme |
US8023345B2 (en) * | 2009-02-24 | 2011-09-20 | International Business Machines Corporation | Iteratively writing contents to memory locations using a statistical model |
CN202758883U (en) * | 2009-05-26 | 2013-02-27 | 拉姆伯斯公司 | Stacked semiconductor device assembly |
JP2010282511A (en) * | 2009-06-05 | 2010-12-16 | Elpida Memory Inc | Memory module and memory system including the same |
US8230276B2 (en) * | 2009-09-28 | 2012-07-24 | International Business Machines Corporation | Writing to memory using adaptive write techniques |
US8386739B2 (en) * | 2009-09-28 | 2013-02-26 | International Business Machines Corporation | Writing to memory using shared address buses |
US8473669B2 (en) * | 2009-12-07 | 2013-06-25 | Sandisk Technologies Inc. | Method and system for concurrent background and foreground operations in a non-volatile memory array |
TWI449043B (en) * | 2009-12-17 | 2014-08-11 | Novatek Microelectronics Corp | High speed memory system |
US8463985B2 (en) | 2010-03-31 | 2013-06-11 | International Business Machines Corporation | Constrained coding to reduce floating gate coupling in non-volatile memories |
US9965387B1 (en) * | 2010-07-09 | 2018-05-08 | Cypress Semiconductor Corporation | Memory devices having embedded hardware acceleration and corresponding methods |
US8848905B1 (en) * | 2010-07-28 | 2014-09-30 | Sandia Corporation | Deterrence of device counterfeiting, cloning, and subversion by substitution using hardware fingerprinting |
US8452911B2 (en) | 2010-09-30 | 2013-05-28 | Sandisk Technologies Inc. | Synchronized maintenance operations in a multi-bank storage system |
US20120106539A1 (en) * | 2010-10-27 | 2012-05-03 | International Business Machines Corporation | Coordinating Communications Interface Activities in Data Communicating Devices Using Redundant Lines |
US9201444B2 (en) | 2010-11-29 | 2015-12-01 | Rambus Inc. | Clock generation for timing communications with ranks of memory devices |
US8972689B1 (en) * | 2011-02-02 | 2015-03-03 | Violin Memory, Inc. | Apparatus, method and system for using real-time performance feedback for modeling and improving access to solid state media |
US20120272013A1 (en) * | 2011-04-25 | 2012-10-25 | Ming-Shi Liou | Data access system with at least multiple configurable chip select signals transmitted to different memory ranks and related data access method thereof |
US8823165B2 (en) | 2011-07-12 | 2014-09-02 | Invensas Corporation | Memory module in a package |
US9268719B2 (en) | 2011-08-05 | 2016-02-23 | Rambus Inc. | Memory signal buffers and modules supporting variable access granularity |
US9025409B2 (en) | 2011-08-05 | 2015-05-05 | Rambus Inc. | Memory buffers and modules supporting dynamic point-to-point connections |
KR101804521B1 (en) * | 2011-08-16 | 2017-12-07 | 에스케이하이닉스 주식회사 | Integrated circuit, operation method of the same and system including the same, memory and memory system |
EP2764543A2 (en) | 2011-10-03 | 2014-08-13 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
US8659142B2 (en) | 2011-10-03 | 2014-02-25 | Invensas Corporation | Stub minimization for wirebond assemblies without windows |
US8653646B2 (en) | 2011-10-03 | 2014-02-18 | Invensas Corporation | Stub minimization using duplicate sets of terminals for wirebond assemblies without windows |
US8610260B2 (en) | 2011-10-03 | 2013-12-17 | Invensas Corporation | Stub minimization for assemblies without wirebonds to package substrate |
US8436477B2 (en) | 2011-10-03 | 2013-05-07 | Invensas Corporation | Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate |
EP2769409A1 (en) | 2011-10-03 | 2014-08-27 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with orthogonal windows |
KR20140069343A (en) | 2011-10-03 | 2014-06-09 | 인벤사스 코포레이션 | Stub minimization with terminal grids offset from center of package |
US20130111122A1 (en) * | 2011-10-31 | 2013-05-02 | Futurewei Technologies, Inc. | Method and apparatus for network table lookups |
US8762627B2 (en) | 2011-12-21 | 2014-06-24 | Sandisk Technologies Inc. | Memory logical defragmentation during garbage collection |
CN110471699B (en) | 2011-12-23 | 2023-07-28 | 英特尔公司 | Processor core, method and system for instruction processing |
US9563597B2 (en) | 2012-03-19 | 2017-02-07 | Rambus Inc. | High capacity memory systems with inter-rank skew tolerance |
US9373384B2 (en) * | 2012-04-02 | 2016-06-21 | Rambus Inc. | Integrated circuit device having programmable input capacitance |
US9411750B2 (en) | 2012-07-30 | 2016-08-09 | International Business Machines Corporation | Efficient calibration of a low power parallel data communications channel |
US9569393B2 (en) | 2012-08-10 | 2017-02-14 | Rambus Inc. | Memory module threading with staggered data transfers |
US9275699B2 (en) | 2012-08-17 | 2016-03-01 | Rambus Inc. | Memory with alternative command interfaces |
WO2014035950A1 (en) * | 2012-08-27 | 2014-03-06 | Invensas Corporation | Co-support system and microelectronic assembly |
US8848392B2 (en) | 2012-08-27 | 2014-09-30 | Invensas Corporation | Co-support module and microelectronic assembly |
US8848391B2 (en) | 2012-08-27 | 2014-09-30 | Invensas Corporation | Co-support component and microelectronic assembly |
US9368477B2 (en) | 2012-08-27 | 2016-06-14 | Invensas Corporation | Co-support circuit panel and microelectronic packages |
US8787034B2 (en) | 2012-08-27 | 2014-07-22 | Invensas Corporation | Co-support system and microelectronic assembly |
CN104903864B (en) * | 2012-11-02 | 2018-09-04 | 慧与发展有限责任合伙企业 | Selective error-correcting code and the switching of memory access granularity |
US9070572B2 (en) | 2012-11-15 | 2015-06-30 | Samsung Electronics Co., Ltd. | Memory module and memory system |
US9147461B1 (en) * | 2012-11-28 | 2015-09-29 | Samsung Electronics Co., Ltd. | Semiconductor memory device performing a refresh operation, and memory system including the same |
US9734050B2 (en) | 2012-12-31 | 2017-08-15 | Sandisk Technologies Llc | Method and system for managing background operations in a multi-layer memory |
US9465731B2 (en) | 2012-12-31 | 2016-10-11 | Sandisk Technologies Llc | Multi-layer non-volatile memory system having multiple partitions in a layer |
US9223693B2 (en) | 2012-12-31 | 2015-12-29 | Sandisk Technologies Inc. | Memory system having an unequal number of memory die on different control channels |
US9348746B2 (en) | 2012-12-31 | 2016-05-24 | Sandisk Technologies | Method and system for managing block reclaim operations in a multi-layer memory |
US9336133B2 (en) | 2012-12-31 | 2016-05-10 | Sandisk Technologies Inc. | Method and system for managing program cycles including maintenance programming operations in a multi-layer memory |
US8873284B2 (en) | 2012-12-31 | 2014-10-28 | Sandisk Technologies Inc. | Method and system for program scheduling in a multi-layer memory |
US9734911B2 (en) | 2012-12-31 | 2017-08-15 | Sandisk Technologies Llc | Method and system for asynchronous die operations in a non-volatile memory |
US9652376B2 (en) | 2013-01-28 | 2017-05-16 | Radian Memory Systems, Inc. | Cooperative flash memory control |
US10445229B1 (en) | 2013-01-28 | 2019-10-15 | Radian Memory Systems, Inc. | Memory controller with at least one address segment defined for which data is striped across flash memory dies, with a common address offset being used to obtain physical addresses for the data in each of the dies |
US11249652B1 (en) | 2013-01-28 | 2022-02-15 | Radian Memory Systems, Inc. | Maintenance of nonvolatile memory on host selected namespaces by a common memory controller |
US9715909B2 (en) | 2013-03-14 | 2017-07-25 | Micron Technology, Inc. | Apparatuses and methods for controlling data timing in a multi-memory system |
US9053815B2 (en) * | 2013-05-28 | 2015-06-09 | Nanya Technology Corporation | Circuit in dynamic random access memory devices |
US9070423B2 (en) | 2013-06-11 | 2015-06-30 | Invensas Corporation | Single package dual channel memory with co-support |
US9477616B2 (en) * | 2013-08-07 | 2016-10-25 | Micron Technology, Inc. | Devices, systems, and methods of reducing chip select |
WO2015048199A1 (en) * | 2013-09-24 | 2015-04-02 | Rambus Inc. | High capacity memory system |
CN108831512A (en) | 2013-10-15 | 2018-11-16 | 拉姆伯斯公司 | Load reduced memory module |
US9842630B2 (en) * | 2013-10-16 | 2017-12-12 | Rambus Inc. | Memory component with adjustable core-to-interface data rate ratio |
US9123555B2 (en) | 2013-10-25 | 2015-09-01 | Invensas Corporation | Co-support for XFD packaging |
EP3069344B1 (en) | 2013-11-11 | 2019-01-09 | Rambus Inc. | High capacity memory system using standard controller component |
KR20150145465A (en) * | 2014-06-19 | 2015-12-30 | 에스케이하이닉스 주식회사 | Memory system and operation method of the same |
US9281296B2 (en) | 2014-07-31 | 2016-03-08 | Invensas Corporation | Die stacking techniques in BGA memory package for small footprint CPU and memory motherboard design |
US9542118B1 (en) | 2014-09-09 | 2017-01-10 | Radian Memory Systems, Inc. | Expositive flash memory control |
US9990131B2 (en) * | 2014-09-22 | 2018-06-05 | Xilinx, Inc. | Managing memory in a multiprocessor system |
US9691437B2 (en) | 2014-09-25 | 2017-06-27 | Invensas Corporation | Compact microelectronic assembly having reduced spacing between controller and memory packages |
US9501664B1 (en) | 2014-12-15 | 2016-11-22 | Sandia Corporation | Method, apparatus and system to compensate for drift by physically unclonable function circuitry |
US10678459B2 (en) | 2015-08-06 | 2020-06-09 | Rambus Inc. | High performance, high capacity memory modules and systems |
FR3041806B1 (en) * | 2015-09-25 | 2017-10-20 | Stmicroelectronics Rousset | NON-VOLATILE MEMORY DEVICE, FOR EXAMPLE OF THE EEPROM TYPE, HAVING IMPORTANT MEMORY CAPACITY, FOR EXAMPLE 16MBITS |
US9754650B2 (en) * | 2015-10-20 | 2017-09-05 | Samsung Electronics Co., Ltd. | Memory device and system supporting command bus training, and operating method thereof |
US9959918B2 (en) | 2015-10-20 | 2018-05-01 | Samsung Electronics Co., Ltd. | Memory device and system supporting command bus training, and operating method thereof |
US10042553B2 (en) | 2015-10-30 | 2018-08-07 | Sandisk Technologies Llc | Method and system for programming a multi-layer non-volatile memory having a single fold data path |
US9778855B2 (en) | 2015-10-30 | 2017-10-03 | Sandisk Technologies Llc | System and method for precision interleaving of data writes in a non-volatile memory |
US10133490B2 (en) | 2015-10-30 | 2018-11-20 | Sandisk Technologies Llc | System and method for managing extended maintenance scheduling in a non-volatile memory |
US10120613B2 (en) | 2015-10-30 | 2018-11-06 | Sandisk Technologies Llc | System and method for rescheduling host and maintenance operations in a non-volatile memory |
US9484080B1 (en) | 2015-11-09 | 2016-11-01 | Invensas Corporation | High-bandwidth memory application with controlled impedance loading |
US9474034B1 (en) | 2015-11-30 | 2016-10-18 | International Business Machines Corporation | Power reduction in a parallel data communications interface using clock resynchronization |
US9841922B2 (en) * | 2016-02-03 | 2017-12-12 | SK Hynix Inc. | Memory system includes a memory controller |
US9734878B1 (en) * | 2016-02-15 | 2017-08-15 | Qualcomm Incorporated | Systems and methods for individually configuring dynamic random access memories sharing a common command access bus |
KR102535738B1 (en) * | 2016-03-28 | 2023-05-25 | 에스케이하이닉스 주식회사 | Non-volatile dual in line memory system, memory module and operation method of the same |
US9679613B1 (en) | 2016-05-06 | 2017-06-13 | Invensas Corporation | TFD I/O partition for high-speed, high-density applications |
US10402110B2 (en) | 2016-08-04 | 2019-09-03 | Rambus Inc. | Adjustable access energy and access latency memory system and devices |
CN109313918B (en) * | 2016-09-02 | 2023-04-28 | 拉姆伯斯公司 | Memory component with input/output data rate alignment |
US10847196B2 (en) * | 2016-10-31 | 2020-11-24 | Rambus Inc. | Hybrid memory module |
US10379748B2 (en) | 2016-12-19 | 2019-08-13 | International Business Machines Corporation | Predictive scheduler for memory rank switching |
JP6370953B1 (en) * | 2017-03-23 | 2018-08-08 | ファナック株式会社 | Multi-rank SDRAM control method and SDRAM controller |
KR20180113371A (en) * | 2017-04-06 | 2018-10-16 | 에스케이하이닉스 주식회사 | Data storage device |
KR20190033318A (en) * | 2017-09-21 | 2019-03-29 | 에스케이하이닉스 주식회사 | Memory chip with reduced power consumption, buffer chip module contrlling the same and memory module including the same |
US10490245B2 (en) | 2017-10-02 | 2019-11-26 | Micron Technology, Inc. | Memory system that supports dual-mode modulation |
US11403241B2 (en) | 2017-10-02 | 2022-08-02 | Micron Technology, Inc. | Communicating data with stacked memory dies |
US10725913B2 (en) | 2017-10-02 | 2020-07-28 | Micron Technology, Inc. | Variable modulation scheme for memory device access or operation |
US10355893B2 (en) | 2017-10-02 | 2019-07-16 | Micron Technology, Inc. | Multiplexing distinct signals on a single pin of a memory device |
US10446198B2 (en) | 2017-10-02 | 2019-10-15 | Micron Technology, Inc. | Multiple concurrent modulation schemes in a memory system |
US10572168B2 (en) * | 2017-11-16 | 2020-02-25 | International Business Machines Corporation | DRAM bank activation management |
KR102471415B1 (en) * | 2018-01-17 | 2022-11-29 | 에스케이하이닉스 주식회사 | Semiconductor device |
JP7013294B2 (en) * | 2018-03-19 | 2022-01-31 | キオクシア株式会社 | Memory system |
KR20190113507A (en) | 2018-03-27 | 2019-10-08 | 삼성전자주식회사 | Methods and memory system for optimizing on-die termination (ODT) settings of multi-ranks |
CN110310681B (en) | 2018-03-27 | 2023-09-08 | 三星电子株式会社 | Memory device, method of operating the same, memory controller, and method of operating the same |
US10423558B1 (en) * | 2018-08-08 | 2019-09-24 | Apple Inc. | Systems and methods for controlling data on a bus using latency |
US10846158B2 (en) * | 2018-10-08 | 2020-11-24 | Micron Technology, Inc. | Apparatus having multiplexers for passive input/output expansion and methods of their operation |
EP3924966A4 (en) | 2019-02-12 | 2022-11-16 | Rambus Inc. | Memory with variable access granularity |
KR102263043B1 (en) | 2019-08-07 | 2021-06-09 | 삼성전자주식회사 | Non-volatile memory device, controller and memory system |
US11068200B2 (en) * | 2019-11-27 | 2021-07-20 | Alibaba Group Holding Limited | Method and system for memory control |
KR20210104499A (en) * | 2020-02-17 | 2021-08-25 | 에스케이하이닉스 주식회사 | Self write method and semiconductor device using the same |
US11409684B2 (en) | 2020-07-31 | 2022-08-09 | Alibaba Group Holding Limited | Processing accelerator architectures |
US11625341B2 (en) | 2020-08-11 | 2023-04-11 | Alibaba Group Holding Limited | Narrow DRAM channel systems and methods |
US11500791B2 (en) * | 2020-12-10 | 2022-11-15 | Micron Technology, Inc. | Status check using chip enable pin |
CN116710905A (en) * | 2021-02-19 | 2023-09-05 | 华为技术有限公司 | Dual port memory module design for combinable computing |
KR20230074412A (en) * | 2021-11-16 | 2023-05-30 | 르네사스 일렉트로닉스 아메리카 인크. | Register Clock Driver with Chip Select Loopback |
US11756606B2 (en) | 2021-12-13 | 2023-09-12 | Advanced Micro Devices, Inc. | Method and apparatus for recovering regular access performance in fine-grained DRAM |
CN116844600A (en) * | 2022-03-23 | 2023-10-03 | 长鑫存储技术有限公司 | Signal sampling circuit and semiconductor memory |
US20240061584A1 (en) * | 2022-08-22 | 2024-02-22 | Micron Technologies, Inc. | Capability messaging for memory operations across banks with multiple page access |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5892981A (en) * | 1996-10-10 | 1999-04-06 | Hewlett-Packard Company | Memory system and device |
US20060004976A1 (en) * | 2001-11-08 | 2006-01-05 | Rader Sheila M | Shared memory architecture |
Family Cites Families (199)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US37409A (en) * | 1863-01-13 | Improved manufacture of palm-leaf hats and bonnets | ||
US4377855A (en) * | 1980-11-06 | 1983-03-22 | National Semiconductor Corporation | Content-addressable memory |
US4654781A (en) * | 1981-10-02 | 1987-03-31 | Raytheon Company | Byte addressable memory for variable length instructions and data |
JPS58147884A (en) * | 1982-02-26 | 1983-09-02 | Toshiba Corp | Dynamic type semiconductor storage device |
JPS6083291A (en) * | 1983-10-13 | 1985-05-11 | Nec Corp | Semiconductor memory |
US4670745A (en) * | 1983-11-15 | 1987-06-02 | Motorola Inc. | Video display address generator |
US4542483A (en) | 1983-12-02 | 1985-09-17 | At&T Bell Laboratories | Dual stage sense amplifier for dynamic random access memory |
US4633434A (en) * | 1984-04-02 | 1986-12-30 | Sperry Corporation | High performance storage unit |
JPS60234295A (en) * | 1984-05-04 | 1985-11-20 | Fujitsu Ltd | Semiconductor memory |
FR2566950B1 (en) | 1984-06-29 | 1986-12-26 | Texas Instruments France | VIDEO IMAGE POINT PROCESSOR, VIEWING SYSTEM COMPRISING APPLICATION AND METHOD FOR IMPLEMENTING SAME |
US4800525A (en) * | 1984-10-31 | 1989-01-24 | Texas Instruments Incorporated | Dual ended folded bit line arrangement and addressing scheme |
US4758993A (en) | 1984-11-19 | 1988-07-19 | Fujitsu Limited | Random access memory device formed on a semiconductor substrate having an array of memory cells divided into sub-arrays |
JPS61139866A (en) | 1984-12-11 | 1986-06-27 | Toshiba Corp | Microprocessor |
US4837465A (en) * | 1985-01-16 | 1989-06-06 | Digital Equipment Corp | Single rail CMOS register array and sense amplifier circuit therefor |
US4698788A (en) | 1985-07-01 | 1987-10-06 | Motorola, Inc. | Memory architecture with sub-arrays |
US4700328A (en) | 1985-07-11 | 1987-10-13 | Intel Corporation | High speed and high efficiency layout for dram circuits |
JPS6280897A (en) * | 1985-10-04 | 1987-04-14 | Mitsubishi Electric Corp | Semiconductor storage device |
US4710902A (en) | 1985-10-04 | 1987-12-01 | Motorola, Inc. | Technique restore for a dynamic random access memory |
US4740921A (en) * | 1985-10-04 | 1988-04-26 | Motorola, Inc. | Precharge of a dram data line to an intermediate voltage |
JPH0612610B2 (en) * | 1986-06-24 | 1994-02-16 | 日本電気株式会社 | Dynamic semiconductor memory |
US7187572B2 (en) * | 2002-06-28 | 2007-03-06 | Rambus Inc. | Early read after write operation memory device, system and method |
US4888732A (en) | 1987-02-23 | 1989-12-19 | Matsushita Electric Industrial Co., Ltd. | Dynamic random access memory having open bit line architecture |
US4825413A (en) * | 1987-02-24 | 1989-04-25 | Texas Instruments Incorporated | Bipolar-CMOS static ram memory device |
US4961168A (en) | 1987-02-24 | 1990-10-02 | Texas Instruments Incorporated | Bipolar-CMOS static random access memory device with bit line bias control |
US4787858A (en) | 1987-03-23 | 1988-11-29 | Digital Equipment Corporation | Latching system for computer plug |
US5222047A (en) * | 1987-05-15 | 1993-06-22 | Mitsubishi Denki Kabushiki Kaisha | Method and apparatus for driving word line in block access memory |
US4796230A (en) * | 1987-06-24 | 1989-01-03 | Intel Corporation | Folded-cascode configured differential current steering column decoder circuit |
JPS6413290A (en) * | 1987-07-07 | 1989-01-18 | Oki Electric Ind Co Ltd | Semiconductor memory |
US4837743A (en) * | 1987-08-17 | 1989-06-06 | Texas Instruments Incorporated | Architecture for memory multiplexing |
US5146592A (en) | 1987-09-14 | 1992-09-08 | Visual Information Technologies, Inc. | High speed image processing computer with overlapping windows-div |
US5274596A (en) | 1987-09-16 | 1993-12-28 | Kabushiki Kaisha Toshiba | Dynamic semiconductor memory device having simultaneous operation of adjacent blocks |
US4843264A (en) * | 1987-11-25 | 1989-06-27 | Visic, Inc. | Dynamic sense amplifier for CMOS static RAM |
US4862421A (en) | 1988-02-16 | 1989-08-29 | Texas Instruments Incorporated | Sensing and decoding scheme for a BiCMOS read/write memory |
US5093806A (en) * | 1988-02-16 | 1992-03-03 | Tran Hiep V | Sensing and decoding scheme for a bicmos read/write memory |
JPH0212541A (en) | 1988-04-29 | 1990-01-17 | Internatl Business Mach Corp <Ibm> | Computing system and operation thereof |
US4984196A (en) * | 1988-05-25 | 1991-01-08 | Texas Instruments, Incorporated | High performance bipolar differential sense amplifier in a BiCMOS SRAM |
JPH02168496A (en) * | 1988-09-14 | 1990-06-28 | Kawasaki Steel Corp | Semiconductor memory circuit |
KR910009444B1 (en) * | 1988-12-20 | 1991-11-16 | 삼성전자 주식회사 | Semiconductor memory device |
US5124610A (en) * | 1989-03-03 | 1992-06-23 | E. F. Johnson Company | Tritiated light emitting polymer electrical energy source |
US5214610A (en) * | 1989-09-22 | 1993-05-25 | Texas Instruments Incorporated | Memory with selective address transition detection for cache operation |
US4998262A (en) | 1989-10-10 | 1991-03-05 | Hewlett-Packard Company | Generation of topology independent reference signals |
JPH0778994B2 (en) * | 1989-10-11 | 1995-08-23 | 三菱電機株式会社 | Semiconductor memory device |
US5150330A (en) | 1990-01-24 | 1992-09-22 | Vlsi Technology, Inc. | Interblock dispersed-word memory architecture |
US4991141A (en) * | 1990-02-08 | 1991-02-05 | Texas Instruments Incorporated | Sense amplifier and method for sensing the outputs of static random access memory cells |
JPH03235290A (en) * | 1990-02-09 | 1991-10-21 | Mitsubishi Electric Corp | Semiconductor memory device having hierarchical row select line |
GB9007789D0 (en) * | 1990-04-06 | 1990-06-06 | Foss Richard C | Method for dram sensing current control |
US5046050A (en) | 1990-04-10 | 1991-09-03 | National Semiconductor Corporation | Shared BiCMOS sense amplifier |
US5181205A (en) * | 1990-04-10 | 1993-01-19 | National Semiconductor Corporation | Short circuit detector circuit for memory arrays |
IL96808A (en) | 1990-04-18 | 1996-03-31 | Rambus Inc | Integrated circuit i/o using a high performance bus interface |
JP3058431B2 (en) | 1990-06-12 | 2000-07-04 | 株式会社東芝 | Semiconductor storage device |
US5428389A (en) * | 1990-06-14 | 1995-06-27 | Fuji Photo Film Co., Ltd. | Image data storage/processing apparatus |
US5132931A (en) | 1990-08-28 | 1992-07-21 | Analog Devices, Inc. | Sense enable timing circuit for a random access memory |
JPH0696582A (en) * | 1990-09-17 | 1994-04-08 | Texas Instr Inc <Ti> | Memory array architecture |
US5128897A (en) | 1990-09-26 | 1992-07-07 | Sgs-Thomson Microelectronics, Inc. | Semiconductor memory having improved latched repeaters for memory row line selection |
US5124951A (en) * | 1990-09-26 | 1992-06-23 | Sgs-Thomson Microelectronics, Inc. | Semiconductor memory with sequenced latched row line repeaters |
US5119340A (en) * | 1990-09-26 | 1992-06-02 | Sgs-Thomson Microelectronics, Inc. | Semiconductor memory having latched repeaters for memory row line selection |
US5121358A (en) * | 1990-09-26 | 1992-06-09 | Sgs-Thomson Microelectronics, Inc. | Semiconductor memory with power-on reset controlled latched row line repeaters |
JP2630059B2 (en) | 1990-11-09 | 1997-07-16 | 日本電気株式会社 | Semiconductor memory device |
US5193072A (en) * | 1990-12-21 | 1993-03-09 | Vlsi Technology, Inc. | Hidden refresh of a dynamic random access memory |
US5241503A (en) | 1991-02-25 | 1993-08-31 | Motorola, Inc. | Dynamic random access memory with improved page-mode performance and method therefor having isolator between memory cells and sense amplifiers |
US5251178A (en) | 1991-03-06 | 1993-10-05 | Childers Jimmie D | Low-power integrated circuit memory |
JP2664810B2 (en) | 1991-03-07 | 1997-10-22 | 株式会社東芝 | Memory cell array division type semiconductor memory device |
JPH04307495A (en) * | 1991-04-04 | 1992-10-29 | Mitsubishi Electric Corp | Semiconductor storage device |
JPH0562461A (en) * | 1991-04-09 | 1993-03-12 | Mitsubishi Electric Corp | Semiconductor memory |
US5530814A (en) * | 1991-10-30 | 1996-06-25 | I-Cube, Inc. | Bi-directional crossbar switch with control memory for selectively routing signals between pairs of signal ports |
JP2836321B2 (en) * | 1991-11-05 | 1998-12-14 | 三菱電機株式会社 | Data processing device |
US5291444A (en) * | 1991-12-23 | 1994-03-01 | Texas Instruments Incorporated | Combination DRAM and SRAM memory array |
JP2973668B2 (en) | 1991-12-27 | 1999-11-08 | 日本電気株式会社 | High-speed dynamic random access memory device |
KR950000504B1 (en) | 1992-01-31 | 1995-01-24 | 삼성전자 주식회사 | Semiconductor memory device with multiple row address strobe signal |
JPH05274879A (en) * | 1992-03-26 | 1993-10-22 | Nec Corp | Semiconductor device |
JPH05290573A (en) | 1992-04-13 | 1993-11-05 | Hitachi Ltd | Semiconductor memory |
US5390308A (en) * | 1992-04-15 | 1995-02-14 | Rambus, Inc. | Method and apparatus for address mapping of dynamic random access memory |
US5432743A (en) | 1992-06-30 | 1995-07-11 | Nec Corporation | Semiconductor dynamic RAM for image processing |
JP2945216B2 (en) * | 1992-09-17 | 1999-09-06 | シャープ株式会社 | Semiconductor memory device |
US5406526A (en) * | 1992-10-01 | 1995-04-11 | Nec Corporation | Dynamic random access memory device having sense amplifier arrays selectively activated when associated memory cell sub-arrays are accessed |
US5455802A (en) | 1992-12-22 | 1995-10-03 | Sgs-Thomson Microelectronics, Inc. | Dual dynamic sense amplifiers for a memory array |
US5485430A (en) * | 1992-12-22 | 1996-01-16 | Sgs-Thomson Microelectronics, Inc. | Multiple clocked dynamic sense amplifier |
JPH06267275A (en) | 1993-03-10 | 1994-09-22 | Fujitsu Ltd | Circuit and method for controlling sense amplifier |
JPH06314264A (en) | 1993-05-06 | 1994-11-08 | Nec Corp | Self-routing cross bar switch |
JP3273078B2 (en) * | 1993-05-25 | 2002-04-08 | オリンパス光学工業株式会社 | Still camera |
JP2725570B2 (en) * | 1993-11-02 | 1998-03-11 | 日本電気株式会社 | Semiconductor memory device |
JP2875476B2 (en) | 1993-12-06 | 1999-03-31 | 松下電器産業株式会社 | Semiconductor memory device |
WO1995022206A1 (en) * | 1994-02-15 | 1995-08-17 | Rambus, Inc. | Delay-locked loop |
JPH07262767A (en) | 1994-03-17 | 1995-10-13 | Fujitsu Ltd | Synchronous dram |
US5689195A (en) * | 1995-05-17 | 1997-11-18 | Altera Corporation | Programmable logic array integrated circuit devices |
US5675180A (en) | 1994-06-23 | 1997-10-07 | Cubic Memory, Inc. | Vertical interconnect process for silicon segments |
US5655113A (en) | 1994-07-05 | 1997-08-05 | Monolithic System Technology, Inc. | Resynchronization circuit for a memory system and method of operating same |
JP3176228B2 (en) * | 1994-08-23 | 2001-06-11 | シャープ株式会社 | Semiconductor storage device |
GB9423038D0 (en) | 1994-11-15 | 1995-01-04 | Sgs Thomson Microelectronics | An integrated circuit memory device with voltage boost |
JPH08278916A (en) | 1994-11-30 | 1996-10-22 | Hitachi Ltd | Multichannel memory system, transfer information synchronizing method, and signal transfer circuit |
US5652870A (en) | 1995-04-11 | 1997-07-29 | Mitsubishi Denki Kabushiki Kaisha | Microcomputer having multiplexable input-output port |
US6128700A (en) | 1995-05-17 | 2000-10-03 | Monolithic System Technology, Inc. | System utilizing a DRAM array as a next level cache memory and method for operating same |
US5787267A (en) | 1995-06-07 | 1998-07-28 | Monolithic System Technology, Inc. | Caching method and circuit for a memory system with circuit module architecture |
US5801985A (en) | 1995-07-28 | 1998-09-01 | Micron Technology, Inc. | Memory system having programmable control parameters |
US5717871A (en) * | 1995-08-17 | 1998-02-10 | I-Cube, Inc. | Crossbar switch with input/output buffers having multiplexed control inputs |
US5666322A (en) | 1995-09-21 | 1997-09-09 | Nec Electronics, Inc. | Phase-locked loop timing controller in an integrated circuit memory |
JPH09231760A (en) | 1995-12-20 | 1997-09-05 | Toshiba Corp | Semiconductor memory |
US5748551A (en) * | 1995-12-29 | 1998-05-05 | Micron Technology, Inc. | Memory device with multiple internal banks and staggered command execution |
JP3531891B2 (en) * | 1996-01-26 | 2004-05-31 | シャープ株式会社 | Semiconductor storage device |
US5793998A (en) | 1996-04-17 | 1998-08-11 | Digital Equipment Corporation | Method and apparatus for interconnection of multiple modules |
US6073204A (en) * | 1997-04-23 | 2000-06-06 | Micron Technology, Inc. | Memory system having flexible architecture and method |
US5852725A (en) | 1996-05-10 | 1998-12-22 | Yen; Juei-Hsiang | PCI/ISA bus single board computer card/CPU card and backplane using eisa bus connectors and eisa bus slots |
JPH1031886A (en) * | 1996-07-17 | 1998-02-03 | Nec Corp | Random access memory |
US5933023A (en) | 1996-09-03 | 1999-08-03 | Xilinx, Inc. | FPGA architecture having RAM blocks with programmable word length and width and dedicated address and data lines |
US5893927A (en) * | 1996-09-13 | 1999-04-13 | International Business Machines Corporation | Memory device having programmable device width, method of programming, and method of setting device width for memory device |
US5689472A (en) | 1996-10-31 | 1997-11-18 | Silicon Magic Corporation | System and method for providing efficient access to a memory bank |
JPH10172283A (en) | 1996-12-10 | 1998-06-26 | Hitachi Ltd | Semiconductor storage and system |
JP3455040B2 (en) * | 1996-12-16 | 2003-10-06 | 株式会社日立製作所 | Source clock synchronous memory system and memory unit |
US5748554A (en) | 1996-12-20 | 1998-05-05 | Rambus, Inc. | Memory and method for sensing sub-groups of memory elements |
JPH1139871A (en) * | 1997-01-10 | 1999-02-12 | Mitsubishi Electric Corp | Synchronous semiconductor storage device |
US6047347A (en) * | 1997-02-04 | 2000-04-04 | Advanced Micro Devices, Inc. | Computer system with programmable bus size |
US6125157A (en) | 1997-02-06 | 2000-09-26 | Rambus, Inc. | Delay-locked loop circuitry for clock delay adjustment |
US5825710A (en) | 1997-02-26 | 1998-10-20 | Powerchip Semiconductor Corp. | Synchronous semiconductor memory device |
JPH10302471A (en) * | 1997-02-28 | 1998-11-13 | Mitsubishi Electric Corp | Semiconductor memory |
JP3476646B2 (en) | 1997-03-07 | 2003-12-10 | シャープ株式会社 | Semiconductor storage device |
US5996051A (en) * | 1997-04-14 | 1999-11-30 | Advanced Micro Devices, Inc. | Communication system which in a first mode supports concurrent memory acceses of a partitioned memory array and in a second mode supports non-concurrent memory accesses to the entire memory array |
EP0887737B1 (en) | 1997-06-26 | 2003-01-22 | Hewlett-Packard Company, A Delaware Corporation | Reversible connectors |
US6049855A (en) * | 1997-07-02 | 2000-04-11 | Micron Electronics, Inc. | Segmented memory system employing different interleaving scheme for each different memory segment |
US5958033A (en) | 1997-08-13 | 1999-09-28 | Hewlett Packard Company | On- the-fly partitionable computer bus for enhanced operation with varying bus clock frequencies |
US6247084B1 (en) | 1997-10-08 | 2001-06-12 | Lsi Logic Corporation | Integrated circuit with unified memory system and dual bus architecture |
EP2105841A1 (en) * | 1997-10-10 | 2009-09-30 | Rambus Inc. | Apparatus and method for pipelined memory operations with write mask |
US6052327A (en) * | 1997-10-14 | 2000-04-18 | Altera Corporation | Dual-port programmable logic device variable depth and width memory array |
US6742098B1 (en) * | 2000-10-03 | 2004-05-25 | Intel Corporation | Dual-port buffer-to-memory interface |
US5936885A (en) | 1998-02-23 | 1999-08-10 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory capable of preventing erroneous inversion of data read from memory transistors |
US5933387A (en) | 1998-03-30 | 1999-08-03 | Richard Mann | Divided word line architecture for embedded memories using multiple metal layers |
US6185149B1 (en) * | 1998-06-30 | 2001-02-06 | Fujitsu Limited | Semiconductor integrated circuit memory |
JP4198271B2 (en) | 1998-06-30 | 2008-12-17 | 富士通マイクロエレクトロニクス株式会社 | Semiconductor memory device |
JP4540137B2 (en) | 1998-07-24 | 2010-09-08 | ルネサスエレクトロニクス株式会社 | Synchronous semiconductor memory device |
WO2000011554A1 (en) * | 1998-08-19 | 2000-03-02 | Boris Nikolaevich Vilkov | A system and method for identification of transformation of memory device addresses |
KR100297716B1 (en) * | 1998-09-03 | 2001-08-07 | 윤종용 | Semiconductor memory device having high flexibility in column |
US6050983A (en) * | 1998-10-27 | 2000-04-18 | Moore; Diane | Sound-insulated gas-diverting colostomy container |
US6138185A (en) | 1998-10-29 | 2000-10-24 | Mcdata Corporation | High performance crossbar switch |
CA2346831A1 (en) * | 1998-11-12 | 2000-05-25 | Alexander Roger Deas | A system and a method for transformation of memory device addresses |
US6311313B1 (en) | 1998-12-29 | 2001-10-30 | International Business Machines Corporation | X-Y grid tree clock distribution network with tunable tree and grid networks |
KR100564421B1 (en) | 1998-12-31 | 2006-06-23 | 주식회사 하이닉스반도체 | Data Width Setting Circuit of Memory Element |
US6446158B1 (en) | 1999-05-17 | 2002-09-03 | Chris Karabatsos | Memory system using FET switches to select memory banks |
EP1059588A1 (en) * | 1999-06-09 | 2000-12-13 | Texas Instruments Incorporated | Multi-channel dma with request scheduling |
KR100316713B1 (en) * | 1999-06-26 | 2001-12-12 | 윤종용 | semiconductor memory and driving signal generator therefor |
US6708248B1 (en) * | 1999-07-23 | 2004-03-16 | Rambus Inc. | Memory system with channel multiplexing of multiple memory devices |
US7356639B2 (en) * | 2000-01-05 | 2008-04-08 | Rambus Inc. | Configurable width buffered module having a bypass circuit |
US7363422B2 (en) * | 2000-01-05 | 2008-04-22 | Rambus Inc. | Configurable width buffered module |
US6160750A (en) * | 2000-02-04 | 2000-12-12 | Advanced Micro Devices, Inc. | Noise reduction during simultaneous operation of a flash memory device |
US6988154B2 (en) * | 2000-03-10 | 2006-01-17 | Arc International | Memory interface and method of interfacing between functional entities |
US6240040B1 (en) * | 2000-03-15 | 2001-05-29 | Advanced Micro Devices, Inc. | Multiple bank simultaneous operation for a flash memory |
US6434081B1 (en) | 2000-05-12 | 2002-08-13 | Micron Technology, Inc. | Calibration technique for memory devices |
KR100335504B1 (en) | 2000-06-30 | 2002-05-09 | 윤종용 | 2 Channel memory system having shared control and address bus and memory modules used therein |
US6748556B1 (en) | 2000-08-15 | 2004-06-08 | International Business Machines Corporation | Changing the thread capacity of a multithreaded computer processor |
US6725316B1 (en) * | 2000-08-18 | 2004-04-20 | Micron Technology, Inc. | Method and apparatus for combining architectures with logic option |
US6591349B1 (en) | 2000-08-31 | 2003-07-08 | Hewlett-Packard Development Company, L.P. | Mechanism to reorder memory read and write transactions for reduced latency and increased bandwidth |
US6625687B1 (en) | 2000-09-18 | 2003-09-23 | Intel Corporation | Memory module employing a junction circuit for point-to-point connection isolation, voltage translation, data synchronization, and multiplexing/demultiplexing |
US6618791B1 (en) | 2000-09-29 | 2003-09-09 | Intel Corporation | System and method for controlling power states of a memory device via detection of a chip select signal |
US6396764B1 (en) * | 2000-11-16 | 2002-05-28 | Silicon Aquarius, Inc. | Segmented memory architecture and systems and methods using the same |
US6813688B2 (en) * | 2000-12-04 | 2004-11-02 | Sun Microsystems, Inc. | System and method for efficient data mirroring in a pair of storage devices |
US6889304B2 (en) * | 2001-02-28 | 2005-05-03 | Rambus Inc. | Memory device supporting a dynamically configurable core organization |
US6877079B2 (en) * | 2001-03-06 | 2005-04-05 | Samsung Electronics Co., Ltd. | Memory system having point-to-point bus configuration |
TW561485B (en) | 2001-03-22 | 2003-11-11 | Fujitsu Ltd | Semiconductor memory device and information processing system |
US6587917B2 (en) | 2001-05-29 | 2003-07-01 | Agilent Technologies, Inc. | Memory architecture for supporting concurrent access of different types |
JP2003007052A (en) | 2001-06-20 | 2003-01-10 | Mitsubishi Electric Corp | Semiconductor memory and memory system using it |
US6825841B2 (en) * | 2001-09-07 | 2004-11-30 | Rambus Inc. | Granularity memory column access |
KR100429878B1 (en) * | 2001-09-10 | 2004-05-03 | 삼성전자주식회사 | Memory module and printed circuit board for the same |
US6920540B2 (en) | 2001-10-22 | 2005-07-19 | Rambus Inc. | Timing calibration apparatus and method for a memory device signaling system |
US6678204B2 (en) | 2001-12-27 | 2004-01-13 | Elpida Memory Inc. | Semiconductor memory device with high-speed operation and methods of using and designing thereof |
JP4061272B2 (en) * | 2002-01-09 | 2008-03-12 | 株式会社ルネサステクノロジ | Memory system and memory card |
KR100927760B1 (en) | 2002-01-11 | 2009-11-20 | 소니 가부시끼 가이샤 | Memory cell circuit, memory device, motion vector detection device, and motion compensation predictive encoding device |
JP2003272377A (en) | 2002-03-13 | 2003-09-26 | Fujitsu Ltd | Semiconductor memory device |
JP4136429B2 (en) * | 2002-04-10 | 2008-08-20 | 富士通株式会社 | Semiconductor device |
US6643212B1 (en) | 2002-04-18 | 2003-11-04 | United Memories, Inc. | Simultaneous function dynamic random access memory device technique |
US6895474B2 (en) * | 2002-04-29 | 2005-05-17 | Micron Technology, Inc. | Synchronous DRAM with selectable internal prefetch size |
JP4025584B2 (en) | 2002-05-31 | 2007-12-19 | エルピーダメモリ株式会社 | Semiconductor memory device |
US7043599B1 (en) | 2002-06-20 | 2006-05-09 | Rambus Inc. | Dynamic memory supporting simultaneous refresh and data-access transactions |
US6854042B1 (en) * | 2002-07-22 | 2005-02-08 | Chris Karabatsos | High-speed data-rate converting and switching circuit |
JP4159415B2 (en) * | 2002-08-23 | 2008-10-01 | エルピーダメモリ株式会社 | Memory module and memory system |
KR100468761B1 (en) * | 2002-08-23 | 2005-01-29 | 삼성전자주식회사 | Semiconductor memory system having memory module connected to devided system bus |
US6925643B2 (en) * | 2002-10-11 | 2005-08-02 | Sandbridge Technologies, Inc. | Method and apparatus for thread-based memory access in a multithreaded processor |
KR100560646B1 (en) | 2002-12-20 | 2006-03-16 | 삼성전자주식회사 | Semiconductor memory device having delayed autoprecharge function |
US6754120B1 (en) | 2003-02-11 | 2004-06-22 | Rambus Inc. | DRAM output circuitry supporting sequential data capture to reduce core access times |
US6931479B2 (en) * | 2003-03-04 | 2005-08-16 | Micron Technology, Inc. | Method and apparatus for multi-functional inputs of a memory device |
KR100532432B1 (en) * | 2003-05-02 | 2005-11-30 | 삼성전자주식회사 | Memory system capable of transporting command and address signals fast |
US6982892B2 (en) * | 2003-05-08 | 2006-01-03 | Micron Technology, Inc. | Apparatus and methods for a physical layout of simultaneously sub-accessible memory modules |
DE10330812B4 (en) | 2003-07-08 | 2006-07-06 | Infineon Technologies Ag | Semiconductor memory module |
US7076617B2 (en) * | 2003-09-30 | 2006-07-11 | Intel Corporation | Adaptive page management |
US7133324B2 (en) | 2003-12-24 | 2006-11-07 | Samsung Electronics Co., Ltd. | Synchronous dynamic random access memory devices having dual data rate 1 (DDR1) and DDR2 modes of operation and methods of operating same |
US7281079B2 (en) | 2003-12-31 | 2007-10-09 | Intel Corporation | Method and apparatus to counter mismatched burst lengths |
JP4489454B2 (en) | 2004-02-16 | 2010-06-23 | 富士通マイクロエレクトロニクス株式会社 | Semiconductor integrated circuit |
DE102005021894A1 (en) * | 2004-05-08 | 2006-01-12 | Samsung Electronics Co., Ltd., Suwon | Memory system has memory module connected to memory controller that outputs disable and enable signals to disable and enable command for setting different mode registers in module |
US8190808B2 (en) * | 2004-08-17 | 2012-05-29 | Rambus Inc. | Memory device having staggered memory operations |
JP2006065697A (en) * | 2004-08-27 | 2006-03-09 | Hitachi Ltd | Storage device control apparatus |
US7254075B2 (en) * | 2004-09-30 | 2007-08-07 | Rambus Inc. | Integrated circuit memory system having dynamic memory bank count and page size |
US7280428B2 (en) | 2004-09-30 | 2007-10-09 | Rambus Inc. | Multi-column addressing mode memory system including an integrated circuit memory device |
US7266667B2 (en) | 2004-11-12 | 2007-09-04 | Infineon Technologies Ag | Memory access using multiple sets of address/data lines |
US7464225B2 (en) | 2005-09-26 | 2008-12-09 | Rambus Inc. | Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology |
US20070260841A1 (en) * | 2006-05-02 | 2007-11-08 | Hampel Craig E | Memory module with reduced access granularity |
US20080028135A1 (en) * | 2006-07-31 | 2008-01-31 | Metaram, Inc. | Multiple-component memory interface system and method |
CN101702947B (en) | 2007-04-12 | 2017-02-15 | 拉姆伯斯公司 | memory system with point-to-point request interconnect, memory controller and method |
WO2009089301A1 (en) | 2008-01-07 | 2009-07-16 | Rambus Inc. | Variable-width memory module and buffer |
WO2010080173A1 (en) * | 2009-01-12 | 2010-07-15 | Rambus Inc. | Mesochronous signaling system with clock-stopped low power mode |
US9484075B2 (en) * | 2012-09-14 | 2016-11-01 | Ps4 Luxco S.A.R.L. | Semiconductor device |
JP6146508B1 (en) * | 2016-03-31 | 2017-06-14 | 日本電気株式会社 | Synchronous processing unit, device, system and method |
US11726815B2 (en) * | 2019-07-15 | 2023-08-15 | Micron Technology, Inc. | Scheduling command execution |
-
2006
- 2006-05-02 US US11/381,349 patent/US20070260841A1/en not_active Abandoned
-
2007
- 2007-04-30 EP EP07782931.5A patent/EP2016497B1/en not_active Not-in-force
- 2007-04-30 EP EP11179126.5A patent/EP2393086B1/en not_active Not-in-force
- 2007-04-30 EP EP11184627A patent/EP2413328A1/en not_active Withdrawn
- 2007-04-30 JP JP2009510005A patent/JP5249926B2/en not_active Expired - Fee Related
- 2007-04-30 WO PCT/US2007/067814 patent/WO2007130921A2/en active Search and Examination
- 2007-04-30 EP EP11184623A patent/EP2413327A1/en not_active Withdrawn
- 2007-04-30 EP EP09167223.8A patent/EP2113923B1/en active Active
-
2009
- 2009-02-24 US US12/392,071 patent/US8028144B2/en not_active Expired - Fee Related
-
2012
- 2012-02-29 US US13/408,950 patent/US8364926B2/en active Active
-
2014
- 2014-12-02 US US14/558,517 patent/US9256557B2/en active Active
-
2016
- 2016-10-17 US US15/295,723 patent/US20170132150A1/en not_active Abandoned
-
2017
- 2017-07-31 US US15/665,284 patent/US10191866B2/en active Active
-
2018
- 2018-12-17 US US16/223,031 patent/US10795834B2/en active Active
-
2020
- 2020-09-01 US US17/009,102 patent/US11467986B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5892981A (en) * | 1996-10-10 | 1999-04-06 | Hewlett-Packard Company | Memory system and device |
US20060004976A1 (en) * | 2001-11-08 | 2006-01-05 | Rader Sheila M | Shared memory architecture |
Also Published As
Publication number | Publication date |
---|---|
US20210049115A1 (en) | 2021-02-18 |
EP2393086A2 (en) | 2011-12-07 |
US8364926B2 (en) | 2013-01-29 |
US11467986B2 (en) | 2022-10-11 |
US10191866B2 (en) | 2019-01-29 |
EP2113923B1 (en) | 2020-07-29 |
EP2016497A2 (en) | 2009-01-21 |
EP2016497B1 (en) | 2014-07-16 |
JP5249926B2 (en) | 2013-07-31 |
EP2413327A1 (en) | 2012-02-01 |
US9256557B2 (en) | 2016-02-09 |
EP2113923A1 (en) | 2009-11-04 |
EP2393086B1 (en) | 2019-03-13 |
EP2413328A1 (en) | 2012-02-01 |
US20170132150A1 (en) | 2017-05-11 |
WO2007130921A2 (en) | 2007-11-15 |
JP2009535748A (en) | 2009-10-01 |
US20170329719A1 (en) | 2017-11-16 |
US20120159061A1 (en) | 2012-06-21 |
US20190205268A1 (en) | 2019-07-04 |
US8028144B2 (en) | 2011-09-27 |
US20090157994A1 (en) | 2009-06-18 |
US10795834B2 (en) | 2020-10-06 |
EP2393086A3 (en) | 2012-02-01 |
US20150089163A1 (en) | 2015-03-26 |
US20070260841A1 (en) | 2007-11-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2007130921A3 (en) | Memory module with reduced access granularity | |
WO2009009865A8 (en) | Memory with data control | |
WO2008039886A3 (en) | Main memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies | |
WO2006098916A3 (en) | Network-accessible memory element, network-accessible memory module, network storage system and storage area network accelerator | |
WO2005076823A3 (en) | Dynamic command and/or address mirroring system and method for memory modules | |
TW200703362A (en) | Memory modules and memory systems having the same | |
WO2008022094A3 (en) | Data storage device | |
FR2890212B1 (en) | ELECTRONIC MODULE WITH A DOUBLE COMMUNICATION INTERFACE, IN PARTICULAR FOR A CHIP CARD | |
WO2009010972A3 (en) | Device, system, and method of publishing information to multiple subscribers | |
TW200707459A (en) | Identical chips with different operations in a system | |
WO2007038225A3 (en) | A memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology | |
WO2008035296A3 (en) | Extended functionality of rfid devices | |
WO2007002420A8 (en) | Memory device identification | |
WO2007034481A3 (en) | A nand flash memory controller exporting a nand interface | |
WO2008122633A3 (en) | Tape printing apparatus | |
WO2008087779A1 (en) | Array type processor and data processing system | |
WO2008079910A3 (en) | Strobe acquisition and tracking | |
WO2008117111A3 (en) | Flash memory control interface | |
WO2006121982A3 (en) | Data retrieval tags | |
WO2008020944A3 (en) | Resistive memory device with two select transistors | |
WO2005076281A8 (en) | Nonvolatile memory | |
WO2007078632A3 (en) | Multiported memory with ports mapped to bank sets | |
WO2012122381A3 (en) | Power-management for integrated circuits | |
WO2011037805A3 (en) | Shared face training data | |
TW200620306A (en) | Memory card and semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 2009510005 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007782931 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
DPE1 | Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101) |