WO2009085672A2 - Fabrication of a silicon structure and deep silicon etch with profile control - Google Patents
Fabrication of a silicon structure and deep silicon etch with profile control Download PDFInfo
- Publication number
- WO2009085672A2 WO2009085672A2 PCT/US2008/086722 US2008086722W WO2009085672A2 WO 2009085672 A2 WO2009085672 A2 WO 2009085672A2 US 2008086722 W US2008086722 W US 2008086722W WO 2009085672 A2 WO2009085672 A2 WO 2009085672A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- gas
- etch
- plasma
- etching
- silicon
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32431—Constructional details of the reactor
- H01J37/3244—Gas supply means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32431—Constructional details of the reactor
- H01J37/3244—Gas supply means
- H01J37/32449—Gas control, e.g. control of the gas flow
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
- H01L21/30655—Plasma etching; Reactive-ion etching comprising alternated and repeated etching and passivation steps, e.g. Bosch process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31127—Etching organic layers
- H01L21/31133—Etching organic layers by chemical means
- H01L21/31138—Etching organic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
- H01L21/32137—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
- H01J2237/32—Processing objects by plasma generation
- H01J2237/33—Processing objects by plasma generation characterised by the type of processing
- H01J2237/334—Etching
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Plasma & Fusion (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Analytical Chemistry (AREA)
- Inorganic Chemistry (AREA)
- Drying Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010539663A JP5710267B2 (en) | 2007-12-21 | 2008-12-12 | Silicon deep etching with silicon structure fabrication and profile control |
CN2008801230592A CN101903989B (en) | 2007-12-21 | 2008-12-12 | Fabrication of a silicon structure and deep silicon etch with profile control |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US1636907P | 2007-12-21 | 2007-12-21 | |
US61/016,369 | 2007-12-21 | ||
US2777608P | 2008-02-11 | 2008-02-11 | |
US61/027,776 | 2008-02-11 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2009085672A2 true WO2009085672A2 (en) | 2009-07-09 |
WO2009085672A3 WO2009085672A3 (en) | 2009-09-03 |
Family
ID=40824990
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2008/086722 WO2009085672A2 (en) | 2007-12-21 | 2008-12-12 | Fabrication of a silicon structure and deep silicon etch with profile control |
Country Status (6)
Country | Link |
---|---|
US (2) | US9330926B2 (en) |
JP (2) | JP5710267B2 (en) |
KR (1) | KR101588909B1 (en) |
CN (2) | CN103258729B (en) |
TW (1) | TWI469211B (en) |
WO (1) | WO2009085672A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012146700A (en) * | 2011-01-06 | 2012-08-02 | Ulvac Japan Ltd | Plasma etching method and plasma etching apparatus |
Families Citing this family (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10651063B2 (en) * | 2005-06-18 | 2020-05-12 | Frederick A. Flitsch | Methods of prototyping and manufacturing with cleanspace fabricators |
US8283255B2 (en) * | 2007-05-24 | 2012-10-09 | Lam Research Corporation | In-situ photoresist strip during plasma etching of active hard mask |
US9059116B2 (en) | 2007-11-29 | 2015-06-16 | Lam Research Corporation | Etch with pulsed bias |
JP5710267B2 (en) | 2007-12-21 | 2015-04-30 | ラム リサーチ コーポレーションLam Research Corporation | Silicon deep etching with silicon structure fabrication and profile control |
US8173547B2 (en) * | 2008-10-23 | 2012-05-08 | Lam Research Corporation | Silicon etch with passivation using plasma enhanced oxidation |
KR20110000960A (en) * | 2009-06-29 | 2011-01-06 | 삼성전자주식회사 | Semiconductor chip, stack module, memory card, and method of fabricating the same |
US20110065276A1 (en) * | 2009-09-11 | 2011-03-17 | Applied Materials, Inc. | Apparatus and Methods for Cyclical Oxidation and Etching |
US20110061812A1 (en) * | 2009-09-11 | 2011-03-17 | Applied Materials, Inc. | Apparatus and Methods for Cyclical Oxidation and Etching |
US20110061810A1 (en) * | 2009-09-11 | 2011-03-17 | Applied Materials, Inc. | Apparatus and Methods for Cyclical Oxidation and Etching |
US20110130007A1 (en) * | 2009-10-26 | 2011-06-02 | Applied Materials, Inc. | In-situ clean to reduce metal residues after etching titanium nitride |
TW201216354A (en) * | 2010-10-05 | 2012-04-16 | Univ Nat Taiwan Science Tech | Method for etching high-aspect-ratio features |
US8133349B1 (en) | 2010-11-03 | 2012-03-13 | Lam Research Corporation | Rapid and uniform gas switching for a plasma etch process |
JP2012124351A (en) * | 2010-12-09 | 2012-06-28 | Toshiba Corp | Method for manufacturing integrated circuit device |
WO2012122064A1 (en) * | 2011-03-04 | 2012-09-13 | Tokyo Electron Limited | Method of etching silicon nitride films |
JP5659059B2 (en) * | 2011-03-24 | 2015-01-28 | 株式会社アルバック | Etching method of silicon substrate |
US8440473B2 (en) | 2011-06-06 | 2013-05-14 | Lam Research Corporation | Use of spectrum to synchronize RF switching with gas switching during etch |
US8609548B2 (en) | 2011-06-06 | 2013-12-17 | Lam Research Corporation | Method for providing high etch rate |
US8598040B2 (en) * | 2011-09-06 | 2013-12-03 | Lam Research Corporation | ETCH process for 3D flash structures |
US9978565B2 (en) | 2011-10-07 | 2018-05-22 | Lam Research Corporation | Systems for cooling RF heated chamber components |
US9209034B2 (en) * | 2012-02-01 | 2015-12-08 | Tokyo Electron Limited | Plasma etching method and plasma etching apparatus |
US20130203259A1 (en) * | 2012-02-07 | 2013-08-08 | Lam Research Corporation | Pressure control valve assembly of plasma processing chamber and rapid alternating process |
FR2990757B1 (en) * | 2012-05-15 | 2014-10-31 | Commissariat Energie Atomique | CAPACITIVE CAPACITOR WITH POROUS MATERIAL HAVING AN IMPROVED ARRANGEMENT |
US9041210B2 (en) | 2012-06-19 | 2015-05-26 | International Business Machines Corporation | Through silicon via wafer and methods of manufacturing |
US10283615B2 (en) | 2012-07-02 | 2019-05-07 | Novellus Systems, Inc. | Ultrahigh selective polysilicon etch with high throughput |
JP5968130B2 (en) * | 2012-07-10 | 2016-08-10 | 東京エレクトロン株式会社 | Plasma processing method and plasma processing apparatus |
JP5878091B2 (en) * | 2012-07-20 | 2016-03-08 | 東京エレクトロン株式会社 | Etching method |
US9159574B2 (en) * | 2012-08-27 | 2015-10-13 | Applied Materials, Inc. | Method of silicon etch for trench sidewall smoothing |
JP6059048B2 (en) * | 2013-03-11 | 2017-01-11 | 東京エレクトロン株式会社 | Plasma etching method |
US9054050B2 (en) | 2013-11-06 | 2015-06-09 | Tokyo Electron Limited | Method for deep silicon etching using gas pulsing |
US9558928B2 (en) * | 2014-08-29 | 2017-01-31 | Lam Research Corporation | Contact clean in high-aspect ratio structures |
US10490429B2 (en) * | 2014-11-26 | 2019-11-26 | Applied Materials, Inc. | Substrate carrier using a proportional thermal fluid delivery system |
KR102344525B1 (en) * | 2015-03-18 | 2021-12-30 | 세메스 주식회사 | Apparatus and method for treating substrate |
CN105161422A (en) * | 2015-07-30 | 2015-12-16 | 上海华虹宏力半导体制造有限公司 | Method for manufacturing super junction deep groove |
JP6327295B2 (en) | 2015-08-12 | 2018-05-23 | セントラル硝子株式会社 | Dry etching method |
KR102449182B1 (en) * | 2015-10-15 | 2022-10-04 | 삼성전자주식회사 | A method of forming a interconnection line and a method of forming magnetic memory devices using the same |
US10236442B2 (en) * | 2015-10-15 | 2019-03-19 | Samsung Electronics Co., Ltd. | Methods of forming an interconnection line and methods of fabricating a magnetic memory device using the same |
CN105699429A (en) * | 2016-01-08 | 2016-06-22 | 平高集团有限公司 | Micron-order semiconductor sensor and preparation method thereof |
JP6603586B2 (en) * | 2016-01-19 | 2019-11-06 | 東京エレクトロン株式会社 | Plasma processing method and plasma processing apparatus |
US10937660B2 (en) * | 2016-06-20 | 2021-03-02 | Tokyo Electron Limited | Method for processing workpiece |
JP2018170363A (en) * | 2017-03-29 | 2018-11-01 | 東芝メモリ株式会社 | Method for manufacturing semiconductor device and semiconductor device |
JP6945385B2 (en) * | 2017-08-14 | 2021-10-06 | 東京エレクトロン株式会社 | Plasma processing method and plasma processing equipment |
JP2019121750A (en) * | 2018-01-11 | 2019-07-22 | 東京エレクトロン株式会社 | Etching method and etching apparatus |
JP7058520B2 (en) * | 2018-03-05 | 2022-04-22 | 東京エレクトロン株式会社 | Silicon film film forming method and substrate processing equipment |
KR20210037318A (en) | 2019-09-27 | 2021-04-06 | 삼성전자주식회사 | Substrate processing apparatus and method, and semiconductor device manufacturing method using the processing method |
KR102297835B1 (en) * | 2019-11-21 | 2021-09-02 | (재)한국나노기술원 | Method for manufacturing tapered sidewall via hole |
JP2021106212A (en) * | 2019-12-26 | 2021-07-26 | 東京エレクトロン株式会社 | Etching method, substrate processing apparatus, and substrate processing system |
KR20210087352A (en) | 2020-01-02 | 2021-07-12 | 삼성전자주식회사 | Semiconductor devices having air spacer |
US11177137B2 (en) * | 2020-01-17 | 2021-11-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer etching process and methods thereof |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040222190A1 (en) * | 2003-03-31 | 2004-11-11 | Tokyo Electron Limited | Plasma processing method |
US20050014372A1 (en) * | 2001-12-27 | 2005-01-20 | Satoshi Shimonishi | Etching method and plasma etching processing apparatus |
US7169255B2 (en) * | 2002-02-15 | 2007-01-30 | Hitachi High-Technologies Corporation | Plasma processing apparatus |
Family Cites Families (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2522036B2 (en) * | 1989-01-30 | 1996-08-07 | 富士電機株式会社 | Deep etching method |
KR950034523A (en) * | 1994-05-24 | 1995-12-28 | 문정환 | Semiconductor device manufacturing method |
JP3353492B2 (en) | 1994-10-18 | 2002-12-03 | ソニー株式会社 | Silicon material patterning method |
JPH08115900A (en) * | 1994-10-18 | 1996-05-07 | Sony Corp | Patterning method for silicon material layer |
US5863376A (en) | 1996-06-05 | 1999-01-26 | Lam Research Corporation | Temperature controlling method and apparatus for a plasma processing chamber |
US5843226A (en) * | 1996-07-16 | 1998-12-01 | Applied Materials, Inc. | Etch process for single crystal silicon |
JPH1064881A (en) | 1996-08-20 | 1998-03-06 | Hitachi Ltd | Plasma etching device, and plasma etching method |
US6534409B1 (en) | 1996-12-04 | 2003-03-18 | Micron Technology, Inc. | Silicon oxide co-deposition/etching process |
DE19706682C2 (en) | 1997-02-20 | 1999-01-14 | Bosch Gmbh Robert | Anisotropic fluorine-based plasma etching process for silicon |
JPH10256260A (en) * | 1997-03-11 | 1998-09-25 | Sony Corp | Formation of gate electrode having high-melting-point metal material layer, and manufacture of semiconductor device having such gate electrode |
US6127278A (en) | 1997-06-02 | 2000-10-03 | Applied Materials, Inc. | Etch process for forming high aspect ratio trenched in silicon |
JPH1197414A (en) | 1997-09-25 | 1999-04-09 | Sony Corp | Plasma etching method for silicon-oxide based insulating film |
JPH11111686A (en) | 1997-10-01 | 1999-04-23 | Nippon Telegr & Teleph Corp <Ntt> | Low-pressure plasma etching method |
US20020076935A1 (en) | 1997-10-22 | 2002-06-20 | Karen Maex | Anisotropic etching of organic-containing insulating layers |
US5904520A (en) | 1998-01-05 | 1999-05-18 | Utek Semiconductor Corp. | Method of fabricating a CMOS transistor |
TW412792B (en) * | 1999-02-10 | 2000-11-21 | Applied Materials Inc | Etching back process for solving the plug loss |
US6458648B1 (en) | 1999-12-17 | 2002-10-01 | Agere Systems Guardian Corp. | Method for in-situ removal of side walls in MOM capacitor formation |
US6491835B1 (en) | 1999-12-20 | 2002-12-10 | Applied Materials, Inc. | Metal mask etching of silicon |
JP2001319925A (en) | 2000-05-12 | 2001-11-16 | Chemitoronics Co Ltd | Plasma etching apparatus |
US6284666B1 (en) * | 2000-05-31 | 2001-09-04 | International Business Machines Corporation | Method of reducing RIE lag for deep trench silicon etching |
US6566270B1 (en) * | 2000-09-15 | 2003-05-20 | Applied Materials Inc. | Integration of silicon etch and chamber cleaning processes |
US6387804B1 (en) | 2000-09-19 | 2002-05-14 | Advanced Micro Devices, Inc. | Passivation of sidewall spacers using ozonated water |
US6680232B2 (en) * | 2000-09-22 | 2004-01-20 | Fairchild Semiconductor Corporation | Trench etch with incremental oxygen flow |
JP4625229B2 (en) | 2001-02-15 | 2011-02-02 | アイメック | Manufacturing method of semiconductor device |
US6712983B2 (en) * | 2001-04-12 | 2004-03-30 | Memsic, Inc. | Method of etching a deep trench in a substrate and method of fabricating on-chip devices and micro-machined structures using the same |
JP2002313776A (en) | 2001-04-19 | 2002-10-25 | Toshiba Corp | Dry etching method and dry etching device |
US6743727B2 (en) | 2001-06-05 | 2004-06-01 | International Business Machines Corporation | Method of etching high aspect ratio openings |
US6746961B2 (en) * | 2001-06-19 | 2004-06-08 | Lam Research Corporation | Plasma etching of dielectric layer with etch profile control |
JP3527901B2 (en) * | 2001-07-24 | 2004-05-17 | 株式会社日立製作所 | Plasma etching method |
KR100775175B1 (en) * | 2001-10-31 | 2007-11-12 | 동경 엘렉트론 주식회사 | Method of etching high aspect ratio features |
US7129178B1 (en) * | 2002-02-13 | 2006-10-31 | Cypress Semiconductor Corp. | Reducing defect formation within an etched semiconductor topography |
DE10209763A1 (en) * | 2002-03-05 | 2003-10-02 | Bosch Gmbh Robert | Device and method for anisotropic plasma etching of a substrate, in particular a silicon body |
JP4048802B2 (en) | 2002-03-08 | 2008-02-20 | 富士電機デバイステクノロジー株式会社 | Trench formation method |
US7547635B2 (en) | 2002-06-14 | 2009-06-16 | Lam Research Corporation | Process for etching dielectric films with improved resist and/or etch profile characteristics |
JP4167542B2 (en) | 2002-07-17 | 2008-10-15 | 積水化学工業株式会社 | Gas supply apparatus for plasma etching and plasma etching system and method |
US6916746B1 (en) | 2003-04-09 | 2005-07-12 | Lam Research Corporation | Method for plasma etching using periodic modulation of gas chemistry |
US7348245B2 (en) * | 2003-04-28 | 2008-03-25 | Renesas Technology Corp. | Semiconductor device and a method of manufacturing the same |
US6958112B2 (en) | 2003-05-27 | 2005-10-25 | Applied Materials, Inc. | Methods and systems for high-aspect-ratio gapfill using atomic-oxygen generation |
US7078312B1 (en) * | 2003-09-02 | 2006-07-18 | Novellus Systems, Inc. | Method for controlling etch process repeatability |
US7135410B2 (en) | 2003-09-26 | 2006-11-14 | Lam Research Corporation | Etch with ramping |
US6949460B2 (en) | 2003-11-12 | 2005-09-27 | Lam Research Corporation | Line edge roughness reduction for trench etch |
US20050145341A1 (en) | 2003-11-19 | 2005-07-07 | Masaki Suzuki | Plasma processing apparatus |
JP4381963B2 (en) * | 2003-11-19 | 2009-12-09 | パナソニック株式会社 | Plasma processing equipment |
DE10361635B4 (en) | 2003-12-30 | 2010-05-06 | Advanced Micro Devices, Inc., Sunnyvale | A method of manufacturing a spacer element for a line element by applying an etch stop layer applied by a high directional deposition technique and a spacer transistor |
US7202170B2 (en) | 2004-01-20 | 2007-04-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of improving etching profile of floating gates for flash memory devices |
US7358192B2 (en) | 2004-04-08 | 2008-04-15 | Applied Materials, Inc. | Method and apparatus for in-situ film stack processing |
US7285503B2 (en) | 2004-06-21 | 2007-10-23 | Applied Materials, Inc. | Hermetic cap layers formed on low-k films by plasma enhanced chemical vapor deposition |
US20060118519A1 (en) * | 2004-12-03 | 2006-06-08 | Applied Materials Inc. | Dielectric etch method with high source and low bombardment plasma providing high etch rates |
US7271107B2 (en) * | 2005-02-03 | 2007-09-18 | Lam Research Corporation | Reduction of feature critical dimensions using multiple masks |
US7645707B2 (en) | 2005-03-30 | 2010-01-12 | Lam Research Corporation | Etch profile control |
US20070056927A1 (en) * | 2005-09-14 | 2007-03-15 | Tsou Len Y | Process and system for etching doped silicon |
JP2007088168A (en) * | 2005-09-21 | 2007-04-05 | Fuji Electric Holdings Co Ltd | Method for manufacturing semiconductor device |
JP4488999B2 (en) * | 2005-10-07 | 2010-06-23 | 株式会社日立ハイテクノロジーズ | Etching method and etching apparatus |
KR100801308B1 (en) | 2005-11-12 | 2008-02-11 | 주식회사 하이닉스반도체 | Method for forming trench using high selectivity hard mask and method for isolation of semiconductor device usnig the same |
DE112006003519T5 (en) | 2005-12-23 | 2009-01-02 | Mks Instruments Inc., Andover | Method and apparatus for downstream gas dissociation |
US7780865B2 (en) | 2006-03-31 | 2010-08-24 | Applied Materials, Inc. | Method to improve the step coverage and pattern loading for dielectric films |
US7807219B2 (en) | 2006-06-27 | 2010-10-05 | Lam Research Corporation | Repairing and restoring strength of etch-damaged low-k dielectric materials |
KR100763514B1 (en) | 2006-06-30 | 2007-10-04 | 삼성전자주식회사 | Method of manufacturing an opening of a semiconductor device and method of manufacturing a semiconductor device using the same method |
US7829465B2 (en) | 2006-08-09 | 2010-11-09 | Shouliang Lai | Method for plasma etching of positively sloped structures |
US8124516B2 (en) | 2006-08-21 | 2012-02-28 | Lam Research Corporation | Trilayer resist organic layer etch |
JP5710267B2 (en) | 2007-12-21 | 2015-04-30 | ラム リサーチ コーポレーションLam Research Corporation | Silicon deep etching with silicon structure fabrication and profile control |
US8173547B2 (en) | 2008-10-23 | 2012-05-08 | Lam Research Corporation | Silicon etch with passivation using plasma enhanced oxidation |
US9018098B2 (en) | 2008-10-23 | 2015-04-28 | Lam Research Corporation | Silicon etch with passivation using chemical vapor deposition |
-
2008
- 2008-12-12 JP JP2010539663A patent/JP5710267B2/en not_active Expired - Fee Related
- 2008-12-12 KR KR1020107016309A patent/KR101588909B1/en active IP Right Grant
- 2008-12-12 WO PCT/US2008/086722 patent/WO2009085672A2/en active Application Filing
- 2008-12-12 CN CN201310073173.1A patent/CN103258729B/en not_active Expired - Fee Related
- 2008-12-12 CN CN2008801230592A patent/CN101903989B/en not_active Expired - Fee Related
- 2008-12-18 US US12/338,950 patent/US9330926B2/en not_active Expired - Fee Related
- 2008-12-19 TW TW097149690A patent/TWI469211B/en not_active IP Right Cessation
-
2013
- 2013-07-05 JP JP2013141623A patent/JP5833600B2/en not_active Expired - Fee Related
-
2016
- 2016-04-20 US US15/134,144 patent/US9865472B2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050014372A1 (en) * | 2001-12-27 | 2005-01-20 | Satoshi Shimonishi | Etching method and plasma etching processing apparatus |
US7169255B2 (en) * | 2002-02-15 | 2007-01-30 | Hitachi High-Technologies Corporation | Plasma processing apparatus |
US20040222190A1 (en) * | 2003-03-31 | 2004-11-11 | Tokyo Electron Limited | Plasma processing method |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012146700A (en) * | 2011-01-06 | 2012-08-02 | Ulvac Japan Ltd | Plasma etching method and plasma etching apparatus |
Also Published As
Publication number | Publication date |
---|---|
JP5710267B2 (en) | 2015-04-30 |
CN101903989A (en) | 2010-12-01 |
TWI469211B (en) | 2015-01-11 |
CN103258729B (en) | 2016-07-06 |
US20160233102A1 (en) | 2016-08-11 |
JP2011508431A (en) | 2011-03-10 |
US20090184089A1 (en) | 2009-07-23 |
JP2013243379A (en) | 2013-12-05 |
KR20100105725A (en) | 2010-09-29 |
KR101588909B1 (en) | 2016-02-12 |
CN101903989B (en) | 2013-04-17 |
WO2009085672A3 (en) | 2009-09-03 |
CN103258729A (en) | 2013-08-21 |
US9865472B2 (en) | 2018-01-09 |
JP5833600B2 (en) | 2015-12-16 |
TW200945433A (en) | 2009-11-01 |
US9330926B2 (en) | 2016-05-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9865472B2 (en) | Fabrication of a silicon structure and deep silicon etch with profile control | |
KR101029947B1 (en) | A method for plasma etching performance enhancement | |
TWI455203B (en) | Hardmask open and etch profile control with hardmask open | |
JP4668205B2 (en) | Method and apparatus for forming a shape in a porous low dielectric constant layer | |
CN101064244B (en) | Etch methods to form anisotropic features for high aspect ratio applications | |
JP4912907B2 (en) | Plasma etching method and plasma etching apparatus | |
TWI705498B (en) | Method for etching features in dielectric layers | |
KR102083680B1 (en) | Method for etching organic hardmasks | |
JP2010205967A (en) | Plasma etching method, plasma etching device, and computer storage medium | |
KR101528947B1 (en) | Profile control in dielectric etch | |
JP2007194284A (en) | Plasma treatment method, plasma treatment device, and storage medium | |
US8642482B2 (en) | Plasma etching method, control program and computer storage medium | |
US20110097904A1 (en) | Method for repairing low-k dielectric damage | |
KR101605005B1 (en) | Cd bias loading control with arc layer open | |
KR102496968B1 (en) | etching method | |
KR101075045B1 (en) | A method for plasma etching performance enhancement | |
JP5089871B2 (en) | Manufacturing method of semiconductor device | |
CN113035708A (en) | Substrate processing method and substrate processing apparatus | |
KR20190015132A (en) | Method for processing target object | |
KR20240040525A (en) | A method for treating a substrate | |
KR20210055015A (en) | Plasma processing method and plasma processing apparatus | |
CN107785253A (en) | Improved using the line edge roughness surface of side sputtering |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200880123059.2 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08866300 Country of ref document: EP Kind code of ref document: A2 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2010539663 Country of ref document: JP |
|
NENP | Non-entry into the national phase in: |
Ref country code: DE |
|
ENP | Entry into the national phase in: |
Ref document number: 20107016309 Country of ref document: KR Kind code of ref document: A |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 08866300 Country of ref document: EP Kind code of ref document: A2 |