WO2010141296A1 - Compliant printed circuit semiconductor package - Google Patents

Compliant printed circuit semiconductor package Download PDF

Info

Publication number
WO2010141296A1
WO2010141296A1 PCT/US2010/036285 US2010036285W WO2010141296A1 WO 2010141296 A1 WO2010141296 A1 WO 2010141296A1 US 2010036285 W US2010036285 W US 2010036285W WO 2010141296 A1 WO2010141296 A1 WO 2010141296A1
Authority
WO
WIPO (PCT)
Prior art keywords
package
circuit
recesses
conductive
printing
Prior art date
Application number
PCT/US2010/036285
Other languages
French (fr)
Inventor
James Rathburn
Original Assignee
Hsio Technologies, Llc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hsio Technologies, Llc filed Critical Hsio Technologies, Llc
Priority to US13/318,263 priority Critical patent/US8618649B2/en
Publication of WO2010141296A1 publication Critical patent/WO2010141296A1/en
Priority to US13/410,943 priority patent/US9613841B2/en
Priority to US14/086,029 priority patent/US9076884B2/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73267—Layer and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01049—Indium [In]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01087—Francium [Fr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12044—OLED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15172—Fan-out arrangement of the internal vias
    • H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit

Definitions

  • the present application is directed to a simulated or actual semiconductor package that leverages the capabilities of additive printing processes to provide a high performance package capable of interconnecting single or multiple devices in a permanent or separable fashion.
  • PCB printed circuit board
  • IC devices are produced with terminals in either a peripheral pattern that runs along the edges of the IC device or an area array pattern that spans across the surface of the IC device.
  • a main method for attachment when the terminals are in an area array pattern is to connect the terminals with solder.
  • the package has an array of terminals that correspond to the IC device terminals. Solder is applied the terminals on the IC device and/or the package and reflowed to create the mechanical and electrical connection in a process commonly called flip chip attachment. In a flip chip attachment the IC device is flipped over to mate the terminals on the die to the terminals on the IC package substrate.
  • the IC devices in these types of packages are often under filled with an epoxy of some type to provide support and strength to the solder joints.
  • the epoxy protects the solder joints during use from thermal expansion, miss-match and/or shock.
  • the connection of the IC device to the package is generally not reworkable once packaged and if there is a missing or broken connection it is difficult to repair.
  • the IC devices are packaged, they are usually tested in a variety of ways to determine the reliability and performance of the IC devices in the package as they would be used in the final application. In many cases, the functional performance of the IC device is not known prior to placing it into the package and if the packaged IC device fails testing the cost of the package and processing is lost.
  • Area array packaging has been utilized for many years, and provides a method for interconnecting IC devices with larger terminal counts than peripheral lead packaging. In general, the area array packaging is more expensive due to the larger pin counts and more sophisticated substrates required. The main limitations for area array packaging are the terminal pitch, thermal management, cost, ability to rework faulty IC devices and reliability of the solder joints.
  • the present disclosure is directed to providing a simulated or actual semiconductor package that leverages the capabilities of additive printing processes to provide a high performance package capable of interconnecting a single or multiple IC devices in a permanent or separable fashion.
  • the present semiconductor package preferably permits the IC devices to be tested prior to final packaging.
  • the present compliant printed circuit semiconductor package resembles a traditional package in construction, but utilizes additive printing processes rather than conventional subtractive processes.
  • the unique nature of the additive printing processes allows for a direct writing of circuitry and dielectrics, with the added benefit of stress decoupling at the terminal joints as well as embedded function not seen in traditional packaging.
  • additive printing processes permits the material set in a given layer to vary.
  • Traditional PCB and flex circuit fabrication methods take sheets of material and stack them up, laminate, and/or drill.
  • the materials in each layer are limited to the materials in a particular sheet.
  • Additive printing technologies permit a wide variety of materials to be applied on a layer with a registration relative to the features of the previous layer.
  • Selective addition of conductive, non-conductive, or semi-conductive materials at precise locations to create a desired effect has the major advantages in tuning impedance or adding electrical function on a given layer. Tuning performance on a layer by layer basis relative to the previous layer greatly enhances electrical performance.
  • One embodiment is directed to a package for at least one semiconductor device and a method for making the package.
  • At least one dielectric layer is selectively printed on at least a portion of the semiconductor device creating first recesses aligned with a plurality of the electrical terminals.
  • a conductive material is printed in the first recesses forming contact members on the semiconductor device.
  • At least one dielectric layer is selectively printed on at least a portion of the package to create a plurality of second recesses corresponding to a target circuit geometry.
  • a conductive material is printed in at least a portion of the second recesses to create a circuit geometry.
  • the circuit geometry includes a plurality of exposed terminals electrically coupled to the electric terminals on the semiconductor device.
  • Conductive plating is preferably added to one or more of the contact members and the circuit geometry.
  • the conductive material can be sintered conductive particles or a conductive ink.
  • a compliant material is located between the exposed terminals and the substrate.
  • at least one electrical device is printed on one of a dielectric layer or the substrate and electrically coupled to at least a portion of the circuit geometry. The exposed terminals preferably extend above the package.
  • the resulting circuit geometry preferably has conductive traces that have substantially rectangular cross-sectional shapes, corresponding to the second recesses.
  • the use of additive printing processes permit conductive material, non- conductive material, and semi-conductive material to be located on a single layer.
  • pre-formed conductive trace materials are located in the second recesses.
  • the second recesses are than plated to form conductive traces with substantially rectangular cross-sectional shapes.
  • a conductive foil is pressed into at least a portion of the second recesses. The conductive foil is sheared along edges of the second recesses.
  • At least one external dielectric layer extends beyond the package. External routing is printed on the external dielectric layer and electrically coupled to a portion of the circuit geometry.
  • the package can include a plurality of semiconductor devices.
  • the circuit geometry may include at least one of an inter-die circuit path or an intra-die circuit paths.
  • the semiconductor devices are optionally arranged in a stacked configuration.
  • the present disclosure is also directed to an electrical assembly including a circuit member with a plurality of contact pads electrically coupled to the exposed terminals on the package.
  • the circuit member can be selected from one of a dielectric layer, a printed circuit board, a flexible circuit, a bare die device, an integrated circuit device, organic or inorganic substrates, or a rigid circuit.
  • This present compliant printed semiconductor package enables internal and/or external compliance to enhance the mechanical performance of the circuit.
  • the present semiconductor package can be produced digitally, without tooling or costly artwork.
  • the semiconductor package can be produced as a "Green" product, with dramatic reductions in environmental issues related to the production of conventional semiconductor packages.
  • the present disclosure is also directed to several additive processes that combine the mechanical or structural properties of a polymer material, while adding metal materials in an unconventional fashion, to create electrical paths that are refined to provide electrical performance improvements.
  • the compliant printed semiconductor package reduces parasitic electrical effects and impedance mismatch, potentially increasing the current carrying capacity.
  • the printing process permits the fabrication of functional structures, such as conductive paths and electrical devices, without the use of masks or resists. Features down to about 10 microns can be directly written in a wide variety of functional inks, including metals, ceramics, polymers and adhesives, on virtually any substrate - silicon, glass, polymers, metals and ceramics.
  • the substrates can be planar and non-planar surfaces.
  • the printing process is typically followed by a thermal treatment, such as in a furnace or with a laser, to achieve dense functionalized structures.
  • the compliant printed semiconductor package can be configured with conductive traces that reduce or redistribute the terminal pitch, without the addition of an interposer or daughter substrate. Grounding schemes, shielding, electrical devices, and power planes can be added to the semiconductor package, reducing the number of connections to the PCB and relieving routing constraints while increasing performance.
  • Figure 1 is a cross-sectional view of a method of making a compliant printed semiconductor package in accordance with an embodiment of the present disclosure.
  • Figure 2 illustrates a method of printing dielectric material on the semiconductor package of Figure 1.
  • Figure 3 illustrates a method of printing contact members on the semiconductor package of Figure 1.
  • Figures 4 and 5 illustrate a method of printing circuit geometry on the semiconductor package of Figure 1.
  • Figure 6 illustrates a compliant printed semiconductor package in accordance with an embodiment of the present disclosure.
  • Figure 7 illustrates the compliant printed semiconductor package of Figure 6 coupled to a circuit member in accordance with an embodiment of the present disclosure.
  • Figure 8 illustrates an alternate compliant printed semiconductor package with printed compliant regions in accordance with an embodiment of the present disclosure.
  • Figure 9 illustrates an alternate compliant printed semiconductor package with printed electrical devices in accordance with an embodiment of the present disclosure.
  • Figure 10 illustrates an alternate compliant printed semiconductor package with printed external routing in accordance with an embodiment of the present disclosure.
  • Figure 11 illustrates a multichip compliant printed semiconductor package in accordance with an embodiment of the present disclosure.
  • Figure 12 illustrates a stacked multichip compliant printed semiconductor package in accordance with an embodiment of the present disclosure.
  • Figure 13 illustrates a layered multichip compliant printed semiconductor package in accordance with an embodiment of the present disclosure.
  • Figure 1 is a side sectional view of IC device 50 located on substrate 52 with IC terminals 54 facing up.
  • the substrate 52 may be a temporary work surface or may be a portion of the final semiconductor package.
  • the substrate 52 can be constructed from a variety of rigid or flexible polymeric materials, such as for example, UV stabilized tetrafunctional epoxy resin systems referred to as Flame Retardant 4 (FR-4); bismaleimide-triazine thermoset epoxy resins referred to as BT- Epoxy or BT Resin; and liquid crystal polymers (LCPs), which are polyester polymers that are extremely unreactive, inert and resistant to fire.
  • FR-4 Flame Retardant 4
  • BT- Epoxy or BT Resin bismaleimide-triazine thermoset epoxy resins
  • LCPs liquid crystal polymers
  • the substrate 52 can be a polyimide film due to their advantageous electrical, mechanical, chemical, and thermal properties.
  • Figure 2 illustrates printed layer 56 printed to top surface 58 of the substrate 52 and at locations 60 between IC terminal 54.
  • the cover layer 56 overlaps edges 62 the IC device 50 and helps to retain it in recess 64 in the substrate 52.
  • the printed layer 56 at locations 60 creates one or more recesses 66 corresponding to each of the IC terminals 54 that are used in subsequent steps of the process.
  • the recesses 66 for the IC terminals 54 are metalized to create contact members 70.
  • Metalizing can be performed by printing conductive particles followed by a sintering step, by printing conductive inks, or a variety of other techniques.
  • the metalizing material is preferably of copper or similar metallic materials such as phosphor bronze or beryllium-copper.
  • the resulting contact members 70 are optionally plated to improve conductive properties.
  • the plating is preferably a corrosion resistant metallic material such as nickel, gold, silver, palladium, or multiple layers thereof.
  • dielectric layer 72 is printed on surface 74 with recesses 76 corresponding to a desired circuit geometry.
  • the dielectric layer 72 is placed on surface 74.
  • the recesses 76 can be defined by printing, embossing, imprinting, chemical etching with a printed mask, or a variety of other techniques.
  • the recesses 76 are metalized as discussed above to create circuit geometry 78.
  • the circuit geometry 78 is formed by depositing a conductive material in a first state in the recesses 76, and then processed to create a second more permanent state.
  • the metallic powder is printed according to the circuit geometry and subsequently sintered, or the curable conductive material flows into the circuit geometry and is subsequently cured.
  • cur and inflections thereof refers to a chemical-physical transformation that allows a material to progress from a first form (e.g., flowable form) to a more permanent second form.
  • “Curable” refers to an uncured material having the potential to be cured, such as for example by the application of a suitable energy source.
  • the recesses 66, 76 in the layers 56, 72, 82, 84, 86 permit control of the location, cross section, material content, and aspect ratio of the contact members 70 and the conductive traces in the circuit geometry 78. Maintaining the conductive traces with a cross-section of 1 :1 or greater provides greater signal integrity than traditional subtractive trace forming technologies. For example, traditional methods take a sheet of a given thickness and etches the material between the traces away to have a resultant trace that is usually wider than it is thick. The etching process also removes more material at the top surface of the trace than at the bottom, leaving a trace with a trapezoidal cross-sectional shape, degrading signal integrity in some applications. Using the recesses 66, 76 to control the aspect ratio of the conductive traces results in a more rectangular or square cross-section of the conductive traces in the circuit geometry 78, with the corresponding improvement in signal integrity.
  • pre-patterned or pre-etched thin conductive foil circuit traces are transferred to the recesses 66, 76.
  • a pressure sensitive adhesive can be used to retain the copper foil circuit traces in the recesses 66, 76.
  • the trapezoidal cross-sections of the pre-formed conductive foil traces are then post-plated.
  • the plating material fills the open spaces in the recesses 66, 76 not occupied by the foil circuit geometry, resulting in a substantially rectangular or square cross-sectional shape corresponding to the shape of the recesses 66, 76.
  • a thin conductive foil is pressed into the recesses 64, 76, and the edges of the recesses 66, 76 act to cut or shear the conductive foil.
  • the process locates a portion of the conductive foil in the trenches 66, 76, but leaves the negative pattern of the conductive foil not wanted outside and above the trenches 66, 76 for easy removal.
  • the foil in the trenches 66, 76 is preferably post plated to add material to increase the thickness of the conductive traces in the circuit geometry 78 and to fill any voids left between the conductive foil and the recesses 66, 76.
  • Figure 6 illustrates additional printed dielectric layers 80, 82, 84, 86 creating additional recesses that are metalized to extend the circuit geometry 78.
  • the dielectric layer 56, 72, 80, 82, 84, 86 may be constructed of any of a number of dielectric materials that provide electrostatic dissipation or to reduce cross-talk between the traces of the circuit geometry 62.
  • An efficient way to prevent electrostatic discharge (“ESD”) is to construct one of the layers from materials that are not too conductive but that will slowly conduct static charges away. These materials preferably have resistivity values in the range of 10 5 to 10 11 Ohm-meters.
  • Figure 7 illustrates the circuit geometry 78 routing the IC terminals 54 out of semiconductor package 90.
  • the size and pitch of exposed terminals 92 are printed to electrically couple the IC device 50 to another circuit member 94, such as a printed circuit board or a socket.
  • the semiconductor package 90 permits fine contact-to-contact spacing 96 (pitch) on the order of less than 1.0 mm pitch, and more preferably a pitch of less than about 0.7 millimeter, and most preferably a pitch of less than about 0.4 millimeter.
  • the present semiconductor package 90 permits the performance of the IC device 50 to be evaluated before being incorporated into a system in package or multi-chip module before final packaging, permitting the individual die to be replaced if necessary.
  • the additive process disclosed herein also permits the circuit geometry 78 to be written directly on the IC device 50, without the need of the intermediate die bonding step.
  • Figure 8 illustrates an alternate semiconductor package 100 with modified terminals 102, 104 in accordance with an embodiment of the present disclosure.
  • Resilient regions 106 are preferably printed during the creation of layers 108.
  • dielectric material is printed to leave a recess into which the resilient materials are deposited, preferably by printing.
  • the resilient regions 106 permit the terminals 102, 104 to move in all six degrees of freedom (X-Y-Z-Pitch- Roll-Yaw) to facilitate electrical coupling with circuit member 116.
  • the resilient regions 106 increase the compliance of the modified terminals to permit electrical coupling by compression, without the need to solder the semiconductor package 100.
  • the semiconductor package 100 permits IC device 118 to be tested prior to final packaging, dramatically improving yields.
  • solder ball 110 is located on terminal 102.
  • conductive material 112 is printed on the terminal so it extends above surface 114 of the semiconductor package 100.
  • circuit members refers to, for example, a packaged integrated circuit device, an unpackaged integrated circuit device, a printed circuit board, a flexible circuit, a bare-die device, an organic or inorganic substrate, a rigid circuit, or any other device capable of carrying electrical current.
  • Figure 9 illustrates an alternate semiconductor package 120 with printed electrical devices 122 in accordance with an embodiment of the present disclosure.
  • the electrical devices 122 can include passive or active functional elements.
  • Passive structure refers to a structure having a desired electrical, magnetic, or other property, including but not limited to a conductor, resistor, capacitor, inductor, insulator, dielectric, suppressor, filter, vahstor, ferromagnet, and the like.
  • the electrical devices 122 are preferably printed during construction of the semiconductor package 120.
  • the electrical devices 122 can be ground planes, power planes, electrical connections to other circuit members, dielectric layers, conductive traces, transistors, capacitors, resistors, RF antennae, shielding, filters, signal or power altering and enhancing devices, memory devices, embedded IC, and the like.
  • the electrical devices 122 can be formed using printing technology, adding intelligence to the semiconductor package 120.
  • Features that are typically located on the IC device 124 can be incorporated into the semiconductor package 120 in accordance with an embodiment of the present disclosure.
  • the electrical devices 202 can also be created by aerosol printing, such as disclosed in U.S. Patent Nos. 7,674,671 (Renn et al.); 7,658,163 (Renn et al.); 7,485,345 (Renn et al.); 7,045,015 (Renn et al.); and 6,823,124 (Renn et al.), which are hereby incorporated by reference.
  • Printing processes are preferably used to fabricate various functional structures, such as conductive paths and electrical devices, without the use of masks or resists.
  • Features down to about 10 microns can be directly written in a wide variety of functional inks, including metals, ceramics, polymers and adhesives, on virtually any substrate - silicon, glass, polymers, metals and ceramics.
  • the substrates can be planar and non-planar surfaces.
  • the printing process is typically followed by a thermal treatment, such as in a furnace or with a laser, to achieve dense functionalized structures.
  • Ink jet printing of electronically active inks can be done on a large class of substrates, without the requirements of standard vacuum processing or etching.
  • the inks may incorporate mechanical, electrical or other properties, such as, conducting, insulating, resistive, magnetic, semi conductive, light modulating, piezoelectric, spin, optoelectronic, thermoelectric or radio frequency.
  • a plurality of ink drops are dispensed from the print head directly to a substrate or on an intermediate transfer member.
  • the transfer member can be a planar or non-planar structure, such as a drum.
  • the surface of the transfer member can be coated with a non-sticking layer, such as silicone, silicone rubber, or Teflon.
  • the ink also referred to as function inks
  • the ink pattern can be deposited in precise locations on a substrate to create fine lines having a width smaller than 10 microns, with precisely controlled spaces between the lines.
  • the ink drops form an ink pattern corresponding to portions of a transistor, such as a source electrode, a drain electrode, a dielectric layer, a semiconductor layer, or a gate electrode.
  • the substrate can be an insulating polymer, such as polyethylene terephthalate (PET), polyester, polyethersulphone (PES), polyimide film (e.g. Kapton, available from DuPont located in Wilmington, DE; Upilex available from Ube Corporation located in Japan), or polycarbonate.
  • PET polyethylene terephthalate
  • PET polyethylene terephthalate
  • PET polyethersulphone
  • polyimide film e.g. Kapton, available from DuPont located in Wilmington, DE; Upilex available from Ube Corporation located in Japan
  • the substrate can be made of an insulator such as undoped silicon, glass, or a plastic material.
  • the substrate can also be patterned to serve as an electrode.
  • the substrate can further be a metal foil insulated from the gate electrode by a non-conducting material.
  • the substrate can also be a woven material or paper, planarized or otherwise modified on at least one surface by a polymeric or other coating to accept the other structures.
  • Electrodes can be printed with metals, such as aluminum or gold, or conductive polymers, such as polythiophene or polyaniline.
  • the electrodes may also include a printed conductor, such as a polymer film comprising metal particles, such as silver or nickel, a printed conductor comprising a polymer film containing graphite or some other conductive carbon material, or a conductive oxide such as tin oxide or indium tin oxide.
  • Dielectric layers can be printed with a silicon dioxide layer, an insulating polymer, such as polyimide and its derivatives, poly-vinyl phenol, polymethylmethacrylate, polyvinyldenedifluoride, an inorganic oxide, such as metal oxide, an inorganic nitride such as silicon nitride, or an inorganic/organic composite material such as an organic-substituted silicon oxide, or a sol-gel organosilicon glass.
  • Dielectric layers can also include a bicylcobutene derivative (BCB) available from Dow Chemical (Midland, Mich.), spin-on glass, or dispersions of dielectric colloid materials in a binder or solvent.
  • BCB bicylcobutene derivative
  • Semiconductor layers can be printed with polymeric semiconductors, such as, polythiophene, poly(3-alkyl)thiophenes, alkyl-substituted oligothiophene, polythienylenevinylene, poly(para-phenylenevinylene) and doped versions of these polymers.
  • polymeric semiconductors such as, polythiophene, poly(3-alkyl)thiophenes, alkyl-substituted oligothiophene, polythienylenevinylene, poly(para-phenylenevinylene) and doped versions of these polymers.
  • An example of suitable oligomeric semiconductor is alpha- hexathienylene. Horowitz, Organic Field-Effect Transistors, Adv. Mater., 10, No. 5, p. 365 (1998) describes the use of unsubstituted and alkyl-substituted oligothiophenes in transistors.
  • a field effect transistor made with regioregular poly(3- hexylthiophene) as the semiconductor layer is described in Bao et al., Soluble and Processable Regioregular Poly(3-hexylthiophene) for Thin Film Field-Effect Transistor Applications with High Mobility, Appl. Phys. Lett. 69 (26), p. 4108 (December 1996).
  • a field effect transistor made with a-hexathienylene is described in U.S. Pat. No. 5,659,181 , which is incorporated herein by reference.
  • a protective layer can optionally be printed onto the electrical devices.
  • the protective layer can be an aluminum film, a metal oxide coating, a substrate, or a combination thereof.
  • Organic semiconductors can be printed using suitable carbon-based compounds, such as, pentacene, phthalocyanine, benzodithiophene, buckminsterfullerene or other fullerene derivatives, tetracyanonaphthoquinone, and tetrakisimethylanimoethylene.
  • suitable carbon-based compounds such as, pentacene, phthalocyanine, benzodithiophene, buckminsterfullerene or other fullerene derivatives, tetracyanonaphthoquinone, and tetrakisimethylanimoethylene.
  • the ink-jet print head preferably includes a plurality of orifices for dispensing one or more fluids onto a desired media, such as for example, a conducting fluid solution, a semiconducting fluid solution, an insulating fluid solution, and a precursor material to facilitate subsequent deposition.
  • a desired media such as for example, a conducting fluid solution, a semiconducting fluid solution, an insulating fluid solution, and a precursor material to facilitate subsequent deposition.
  • the precursor material can be surface active agents, such as octadecyltrichlorosilane (OTS).
  • OTS octadecyltrichlorosilane
  • a separate print head is used for each fluid solution.
  • the print head nozzles can be held at different potentials to aid in atomization and imparting a charge to the droplets, such as disclosed in U.S. Pat. No. 7,148,128 (Jacobson), which is hereby incorporated by reference.
  • the print head preferably uses a pulse-on-demand method, and can employ one of the following methods to dispense the ink drops: piezoelectric, magnetostrictive, electromechanical, electro pneumatic, electrostatic, rapid ink heating, magneto hydrodynamic, or any other technique well known to those skilled in the art.
  • the deposited ink patterns typically undergo a curing step or another processing step before subsequent layers are applied.
  • printing is intended to include all forms of printing and coating, including: pre-metered coating such as patch die coating, slot or extrusion coating, slide or cascade coating, and curtain coating; roll coating such as knife over roll coating, forward and reverse roll coating; gravure coating; dip coating; spray coating; meniscus coating; spin coating; brush coating; air knife coating; screen printing processes; electrostatic printing processes; thermal printing processes; and other similar techniques.
  • pre-metered coating such as patch die coating, slot or extrusion coating, slide or cascade coating, and curtain coating
  • roll coating such as knife over roll coating, forward and reverse roll coating
  • gravure coating dip coating
  • spray coating meniscus coating
  • spin coating spin coating
  • brush coating air knife coating
  • screen printing processes electrostatic printing processes
  • thermal printing processes and other similar techniques.
  • Figure 10 illustrates an alternate semiconductor package 140 with external routing 142 in accordance with an embodiment of the present disclosure.
  • the external routing 142 is preferably an extension of circuit geometer 144 made using the printing technology discussed above.
  • the external routing 142 can be constructed to accommodate connection to desired functions, such as for example, power management and delivery, tester interface, functional display or indicators, and the like.
  • FIG 11 illustrates a semiconductor package 150 that simulates a system in package (SIP) or multichip module format, in accordance with an embodiment of the present disclosure.
  • Multiple IC devices 152, 154 are located in the semiconductor package 150.
  • Dielectric layers 156 and circuit geometry 158 are printed as discussed above.
  • the circuit geometry 158 permits inter-die circuit paths 160 and intra-die circuit paths 162.
  • Contact pads 164 can be configured in a variety of ways to couple with circuit member 166.
  • Figure 12 illustrates a semiconductor package 170 with stacked IC devices 172, 174 in accordance with an embodiment of the present disclosure.
  • Through silicon vias 176 permit contact pads 178 on IC device 172 to electrically couple with circuit geometry 180 and/or IC device 174.
  • the through silicon vias 176 eliminate edge wiring and permit a shorter vertical stack.
  • the through silicon vias 176 can be formed using the printing processes discussed herein or other methods.
  • Figure 13 illustrates an alternate semiconductor package 200 in accordance with an embodiment of the present disclosure.
  • RF shielding 202 is optionally printed in recess 204 of substrate 206.
  • substrate 206 is optimized for thermal management.
  • IC device 208 is retained to substrate 206 by overmolding or encapsulation 210.
  • Dielectric layers 212 and circuit geometry 214 are preferably printed as discussed above.
  • the circuit geometry 214 is configured to add additional IC device 216 in a double sided configuration.
  • the semiconductor package 200 can be mated with another assembly to create a complex system in package or multichip module.

Abstract

A package for at least one semiconductor device and a method for making the package. At least one dielectric layer is selectively printed on at least a portion of the semiconductor device creating first recesses aligned with a plurality of the electrical terminals. A conductive material is printed in the first recesses forming contact members on the semiconductor device. At least one dielectric layer is selectively printed on at least a portion of the package to create a plurality of second recesses corresponding to a target circuit geometry. A conductive material is printed in at least a portion of the second recesses to create a circuit geometry. The circuit geometry includes a plurality of exposed terminals electrically coupled to the electric terminals on the semiconductor device.

Description

COMPLIANT PRINTED CIRCUIT SEMICONDUCTOR PACKAGE
Technical Field
[0001] The present application is directed to a simulated or actual semiconductor package that leverages the capabilities of additive printing processes to provide a high performance package capable of interconnecting single or multiple devices in a permanent or separable fashion.
Background of the Invention
[0002] Traditional semiconductors and IC devices are typically packaged in a variety of ways to provide redistribution from the terminals on the die to a spacing that is conducive to cost effective printed circuit board ("PCB") fabrication techniques. In many cases, the size and distance between die terminals is so small that the device cannot be connected to the final PCB without some sort of fan out or routing. The packages also serve to protect the fragile silicon or provide additional functions such as thermal management or near device decoupling. In many cases, the size and distance between die terminals is so small that the IC device cannot be connected to the final PCB without some sort of re-routing interface. [0003] Most IC devices are produced with terminals in either a peripheral pattern that runs along the edges of the IC device or an area array pattern that spans across the surface of the IC device. A main method for attachment when the terminals are in an area array pattern is to connect the terminals with solder. Basically, the package has an array of terminals that correspond to the IC device terminals. Solder is applied the terminals on the IC device and/or the package and reflowed to create the mechanical and electrical connection in a process commonly called flip chip attachment. In a flip chip attachment the IC device is flipped over to mate the terminals on the die to the terminals on the IC package substrate. [0004] The IC devices in these types of packages are often under filled with an epoxy of some type to provide support and strength to the solder joints. The epoxy protects the solder joints during use from thermal expansion, miss-match and/or shock. In both cases, the connection of the IC device to the package is generally not reworkable once packaged and if there is a missing or broken connection it is difficult to repair. [0005] Once the IC devices are packaged, they are usually tested in a variety of ways to determine the reliability and performance of the IC devices in the package as they would be used in the final application. In many cases, the functional performance of the IC device is not known prior to placing it into the package and if the packaged IC device fails testing the cost of the package and processing is lost. [0006] Area array packaging has been utilized for many years, and provides a method for interconnecting IC devices with larger terminal counts than peripheral lead packaging. In general, the area array packaging is more expensive due to the larger pin counts and more sophisticated substrates required. The main limitations for area array packaging are the terminal pitch, thermal management, cost, ability to rework faulty IC devices and reliability of the solder joints.
[0007] There also have been advancements in recent years in both package types where multiple IC devices are placed in the same package, creating what has been nicknamed SiP or "system in package". Placing multiple IC devices in a single package further complicates the problems discussed above.
Brief Summary of the Invention
[0008] The present disclosure is directed to providing a simulated or actual semiconductor package that leverages the capabilities of additive printing processes to provide a high performance package capable of interconnecting a single or multiple IC devices in a permanent or separable fashion. The present semiconductor package preferably permits the IC devices to be tested prior to final packaging.
[0009] The present compliant printed circuit semiconductor package resembles a traditional package in construction, but utilizes additive printing processes rather than conventional subtractive processes. The unique nature of the additive printing processes allows for a direct writing of circuitry and dielectrics, with the added benefit of stress decoupling at the terminal joints as well as embedded function not seen in traditional packaging.
[0010] The use of additive printing processes permits the material set in a given layer to vary. Traditional PCB and flex circuit fabrication methods take sheets of material and stack them up, laminate, and/or drill. The materials in each layer are limited to the materials in a particular sheet. Additive printing technologies permit a wide variety of materials to be applied on a layer with a registration relative to the features of the previous layer. Selective addition of conductive, non-conductive, or semi-conductive materials at precise locations to create a desired effect has the major advantages in tuning impedance or adding electrical function on a given layer. Tuning performance on a layer by layer basis relative to the previous layer greatly enhances electrical performance.
[0011] One embodiment is directed to a package for at least one semiconductor device and a method for making the package. At least one dielectric layer is selectively printed on at least a portion of the semiconductor device creating first recesses aligned with a plurality of the electrical terminals. A conductive material is printed in the first recesses forming contact members on the semiconductor device. At least one dielectric layer is selectively printed on at least a portion of the package to create a plurality of second recesses corresponding to a target circuit geometry. A conductive material is printed in at least a portion of the second recesses to create a circuit geometry. The circuit geometry includes a plurality of exposed terminals electrically coupled to the electric terminals on the semiconductor device. [0012] Conductive plating is preferably added to one or more of the contact members and the circuit geometry. The conductive material can be sintered conductive particles or a conductive ink. In one embodiment, a compliant material is located between the exposed terminals and the substrate. In another embodiment, at least one electrical device is printed on one of a dielectric layer or the substrate and electrically coupled to at least a portion of the circuit geometry. The exposed terminals preferably extend above the package.
[0013] The resulting circuit geometry preferably has conductive traces that have substantially rectangular cross-sectional shapes, corresponding to the second recesses. The use of additive printing processes permit conductive material, non- conductive material, and semi-conductive material to be located on a single layer. [0014] In one embodiment, pre-formed conductive trace materials are located in the second recesses. The second recesses are than plated to form conductive traces with substantially rectangular cross-sectional shapes. In another embodiment, a conductive foil is pressed into at least a portion of the second recesses. The conductive foil is sheared along edges of the second recesses. The excess conductive foil not located in the second recesses is removed and the second recesses are plated to form conductive traces with substantially rectangular cross-sectional shapes. [0015] In another embodiment, at least one external dielectric layer extends beyond the package. External routing is printed on the external dielectric layer and electrically coupled to a portion of the circuit geometry.
[0016] The package can include a plurality of semiconductor devices. The circuit geometry may include at least one of an inter-die circuit path or an intra-die circuit paths. The semiconductor devices are optionally arranged in a stacked configuration.
[0017] The present disclosure is also directed to an electrical assembly including a circuit member with a plurality of contact pads electrically coupled to the exposed terminals on the package. The circuit member can be selected from one of a dielectric layer, a printed circuit board, a flexible circuit, a bare die device, an integrated circuit device, organic or inorganic substrates, or a rigid circuit. [0018] This present compliant printed semiconductor package enables internal and/or external compliance to enhance the mechanical performance of the circuit. The present semiconductor package can be produced digitally, without tooling or costly artwork. The semiconductor package can be produced as a "Green" product, with dramatic reductions in environmental issues related to the production of conventional semiconductor packages.
[0019] The present disclosure is also directed to several additive processes that combine the mechanical or structural properties of a polymer material, while adding metal materials in an unconventional fashion, to create electrical paths that are refined to provide electrical performance improvements. By adding or arranging metallic particles, conductive inks, plating, or portions of traditional alloys, the compliant printed semiconductor package reduces parasitic electrical effects and impedance mismatch, potentially increasing the current carrying capacity. [0020] The printing process permits the fabrication of functional structures, such as conductive paths and electrical devices, without the use of masks or resists. Features down to about 10 microns can be directly written in a wide variety of functional inks, including metals, ceramics, polymers and adhesives, on virtually any substrate - silicon, glass, polymers, metals and ceramics. The substrates can be planar and non-planar surfaces. The printing process is typically followed by a thermal treatment, such as in a furnace or with a laser, to achieve dense functionalized structures. [0021] The compliant printed semiconductor package can be configured with conductive traces that reduce or redistribute the terminal pitch, without the addition of an interposer or daughter substrate. Grounding schemes, shielding, electrical devices, and power planes can be added to the semiconductor package, reducing the number of connections to the PCB and relieving routing constraints while increasing performance.
Brief Description of the Several Views of the Drawing
[0022] Figure 1 is a cross-sectional view of a method of making a compliant printed semiconductor package in accordance with an embodiment of the present disclosure.
[0023] Figure 2 illustrates a method of printing dielectric material on the semiconductor package of Figure 1.
[0024] Figure 3 illustrates a method of printing contact members on the semiconductor package of Figure 1.
[0025] Figures 4 and 5 illustrate a method of printing circuit geometry on the semiconductor package of Figure 1.
[0026] Figure 6 illustrates a compliant printed semiconductor package in accordance with an embodiment of the present disclosure.
[0027] Figure 7 illustrates the compliant printed semiconductor package of Figure 6 coupled to a circuit member in accordance with an embodiment of the present disclosure.
[0028] Figure 8 illustrates an alternate compliant printed semiconductor package with printed compliant regions in accordance with an embodiment of the present disclosure.
[0029] Figure 9 illustrates an alternate compliant printed semiconductor package with printed electrical devices in accordance with an embodiment of the present disclosure.
[0030] Figure 10 illustrates an alternate compliant printed semiconductor package with printed external routing in accordance with an embodiment of the present disclosure.
[0031] Figure 11 illustrates a multichip compliant printed semiconductor package in accordance with an embodiment of the present disclosure. [0032] Figure 12 illustrates a stacked multichip compliant printed semiconductor package in accordance with an embodiment of the present disclosure. [0033] Figure 13 illustrates a layered multichip compliant printed semiconductor package in accordance with an embodiment of the present disclosure.
Detailed Description of the Invention
[0034] Figure 1 is a side sectional view of IC device 50 located on substrate 52 with IC terminals 54 facing up. The substrate 52 may be a temporary work surface or may be a portion of the final semiconductor package. The substrate 52 can be constructed from a variety of rigid or flexible polymeric materials, such as for example, UV stabilized tetrafunctional epoxy resin systems referred to as Flame Retardant 4 (FR-4); bismaleimide-triazine thermoset epoxy resins referred to as BT- Epoxy or BT Resin; and liquid crystal polymers (LCPs), which are polyester polymers that are extremely unreactive, inert and resistant to fire. Other suitable plastics include phenolics, polyester (PET), polyimide (Pl), polyethylene napthalate (PEN), Polyethehmide (PEI), along with various fluropolymers (FEP) and copolymers, and Ryton® available from Phillips Petroleum Company. For some applications, the substrate 52 can be a polyimide film due to their advantageous electrical, mechanical, chemical, and thermal properties.
[0035] Figure 2 illustrates printed layer 56 printed to top surface 58 of the substrate 52 and at locations 60 between IC terminal 54. In the illustrate embodiment, the cover layer 56 overlaps edges 62 the IC device 50 and helps to retain it in recess 64 in the substrate 52. The printed layer 56 at locations 60 creates one or more recesses 66 corresponding to each of the IC terminals 54 that are used in subsequent steps of the process.
[0036] As illustrated in Figure 3, the recesses 66 for the IC terminals 54 are metalized to create contact members 70. Metalizing can be performed by printing conductive particles followed by a sintering step, by printing conductive inks, or a variety of other techniques. The metalizing material is preferably of copper or similar metallic materials such as phosphor bronze or beryllium-copper. The resulting contact members 70 are optionally plated to improve conductive properties. The plating is preferably a corrosion resistant metallic material such as nickel, gold, silver, palladium, or multiple layers thereof.
[0037] As illustrated in Figure 4, dielectric layer 72 is printed on surface 74 with recesses 76 corresponding to a desired circuit geometry. Alternatively, the dielectric layer 72 is placed on surface 74. The recesses 76 can be defined by printing, embossing, imprinting, chemical etching with a printed mask, or a variety of other techniques. As illustrated in Figure 5, the recesses 76 are metalized as discussed above to create circuit geometry 78.
[0038] In one embodiment, the circuit geometry 78 is formed by depositing a conductive material in a first state in the recesses 76, and then processed to create a second more permanent state. For example, the metallic powder is printed according to the circuit geometry and subsequently sintered, or the curable conductive material flows into the circuit geometry and is subsequently cured. As used herein "cure" and inflections thereof refers to a chemical-physical transformation that allows a material to progress from a first form (e.g., flowable form) to a more permanent second form. "Curable" refers to an uncured material having the potential to be cured, such as for example by the application of a suitable energy source.
[0039] The recesses 66, 76 in the layers 56, 72, 82, 84, 86 permit control of the location, cross section, material content, and aspect ratio of the contact members 70 and the conductive traces in the circuit geometry 78. Maintaining the conductive traces with a cross-section of 1 :1 or greater provides greater signal integrity than traditional subtractive trace forming technologies. For example, traditional methods take a sheet of a given thickness and etches the material between the traces away to have a resultant trace that is usually wider than it is thick. The etching process also removes more material at the top surface of the trace than at the bottom, leaving a trace with a trapezoidal cross-sectional shape, degrading signal integrity in some applications. Using the recesses 66, 76 to control the aspect ratio of the conductive traces results in a more rectangular or square cross-section of the conductive traces in the circuit geometry 78, with the corresponding improvement in signal integrity.
[0040] In another embodiment, pre-patterned or pre-etched thin conductive foil circuit traces are transferred to the recesses 66, 76. For example, a pressure sensitive adhesive can be used to retain the copper foil circuit traces in the recesses 66, 76. The trapezoidal cross-sections of the pre-formed conductive foil traces are then post-plated. The plating material fills the open spaces in the recesses 66, 76 not occupied by the foil circuit geometry, resulting in a substantially rectangular or square cross-sectional shape corresponding to the shape of the recesses 66, 76. [0041] In another embodiment, a thin conductive foil is pressed into the recesses 64, 76, and the edges of the recesses 66, 76 act to cut or shear the conductive foil. The process locates a portion of the conductive foil in the trenches 66, 76, but leaves the negative pattern of the conductive foil not wanted outside and above the trenches 66, 76 for easy removal. Again, the foil in the trenches 66, 76 is preferably post plated to add material to increase the thickness of the conductive traces in the circuit geometry 78 and to fill any voids left between the conductive foil and the recesses 66, 76.
[0042] Figure 6 illustrates additional printed dielectric layers 80, 82, 84, 86 creating additional recesses that are metalized to extend the circuit geometry 78. The dielectric layer 56, 72, 80, 82, 84, 86 may be constructed of any of a number of dielectric materials that provide electrostatic dissipation or to reduce cross-talk between the traces of the circuit geometry 62. An efficient way to prevent electrostatic discharge ("ESD") is to construct one of the layers from materials that are not too conductive but that will slowly conduct static charges away. These materials preferably have resistivity values in the range of 105 to 1011 Ohm-meters. [0043] Figure 7 illustrates the circuit geometry 78 routing the IC terminals 54 out of semiconductor package 90. The size and pitch of exposed terminals 92 are printed to electrically couple the IC device 50 to another circuit member 94, such as a printed circuit board or a socket. The semiconductor package 90 permits fine contact-to-contact spacing 96 (pitch) on the order of less than 1.0 mm pitch, and more preferably a pitch of less than about 0.7 millimeter, and most preferably a pitch of less than about 0.4 millimeter.
[0044] The present semiconductor package 90 permits the performance of the IC device 50 to be evaluated before being incorporated into a system in package or multi-chip module before final packaging, permitting the individual die to be replaced if necessary. The additive process disclosed herein also permits the circuit geometry 78 to be written directly on the IC device 50, without the need of the intermediate die bonding step.
[0045] Figure 8 illustrates an alternate semiconductor package 100 with modified terminals 102, 104 in accordance with an embodiment of the present disclosure. Resilient regions 106 are preferably printed during the creation of layers 108. In the preferred embodiment, dielectric material is printed to leave a recess into which the resilient materials are deposited, preferably by printing. The resilient regions 106 permit the terminals 102, 104 to move in all six degrees of freedom (X-Y-Z-Pitch- Roll-Yaw) to facilitate electrical coupling with circuit member 116. [0046] The resilient regions 106 increase the compliance of the modified terminals to permit electrical coupling by compression, without the need to solder the semiconductor package 100. The semiconductor package 100 permits IC device 118 to be tested prior to final packaging, dramatically improving yields. In one embodiment, solder ball 110 is located on terminal 102. In another embodiment, conductive material 112 is printed on the terminal so it extends above surface 114 of the semiconductor package 100.
[0047] The embodiment of Figure 8 can be pressed against circuit member 116 and powered without the need for a socket. Alternatively, the semiconductor package 100 can be inserted into an LGA or BGA socket, or soldered to circuit member 116. As used herein, the term "circuit members" refers to, for example, a packaged integrated circuit device, an unpackaged integrated circuit device, a printed circuit board, a flexible circuit, a bare-die device, an organic or inorganic substrate, a rigid circuit, or any other device capable of carrying electrical current. [0048] Figure 9 illustrates an alternate semiconductor package 120 with printed electrical devices 122 in accordance with an embodiment of the present disclosure. The electrical devices 122 can include passive or active functional elements. Passive structure refers to a structure having a desired electrical, magnetic, or other property, including but not limited to a conductor, resistor, capacitor, inductor, insulator, dielectric, suppressor, filter, vahstor, ferromagnet, and the like. [0049] The electrical devices 122 are preferably printed during construction of the semiconductor package 120. The electrical devices 122 can be ground planes, power planes, electrical connections to other circuit members, dielectric layers, conductive traces, transistors, capacitors, resistors, RF antennae, shielding, filters, signal or power altering and enhancing devices, memory devices, embedded IC, and the like. For example, the electrical devices 122 can be formed using printing technology, adding intelligence to the semiconductor package 120. Features that are typically located on the IC device 124 can be incorporated into the semiconductor package 120 in accordance with an embodiment of the present disclosure.
[0050] The availability of printable silicon inks provides the ability to print electrical devices 122, such as disclosed in U.S. Pat. No. 7,485,345 (Renn et al.); 7,382,363 (Albert et al.); 7,148,128 (Jacobson); 6,967,640 (Albert et al.); 6,825,829 (Albert et al.); 6,750,473 (Amundson et al.); 6,652,075 (Jacobson); 6,639,578 (Comiskey et al.); 6,545,291 (Amundson et al.); 6,521 ,489 (Duthaler et al.); 6,459,418 (Comiskey et al.); 6,422,687 (Jacobson); 6,413,790 (Duthaler et al.); 6,312,971 (Amundson et al.); 6,252,564 (Albert et al.); 6,177,921 (Comiskey et al.); 6,120,588 (Jacobson); 6,118,426 (Albert et al.); and U.S. Pat. Publication No. 2008/0008822 (Kowalski et al.), which are hereby incorporated by reference. In particular, U.S. Patent Nos. 6,506,438 (Duthaler et al.) and 6,750,473 (Amundson et al.), which are incorporated by reference, teach using ink-jet printing to make various electrical devices, such as, resistors, capacitors, diodes, inductors (or elements which may be used in radio applications or magnetic or electric field transmission of power or data), semiconductor logic elements, electro-optical elements, transistor (including, light emitting, light sensing or solar cell elements, field effect transistor, top gate structures), and the like.
[0051] The electrical devices 202 can also be created by aerosol printing, such as disclosed in U.S. Patent Nos. 7,674,671 (Renn et al.); 7,658,163 (Renn et al.); 7,485,345 (Renn et al.); 7,045,015 (Renn et al.); and 6,823,124 (Renn et al.), which are hereby incorporated by reference.
[0052] Printing processes are preferably used to fabricate various functional structures, such as conductive paths and electrical devices, without the use of masks or resists. Features down to about 10 microns can be directly written in a wide variety of functional inks, including metals, ceramics, polymers and adhesives, on virtually any substrate - silicon, glass, polymers, metals and ceramics. The substrates can be planar and non-planar surfaces. The printing process is typically followed by a thermal treatment, such as in a furnace or with a laser, to achieve dense functionalized structures.
[0053] Ink jet printing of electronically active inks can be done on a large class of substrates, without the requirements of standard vacuum processing or etching. The inks may incorporate mechanical, electrical or other properties, such as, conducting, insulating, resistive, magnetic, semi conductive, light modulating, piezoelectric, spin, optoelectronic, thermoelectric or radio frequency.
[0054] In one embodiment, a plurality of ink drops are dispensed from the print head directly to a substrate or on an intermediate transfer member. The transfer member can be a planar or non-planar structure, such as a drum. The surface of the transfer member can be coated with a non-sticking layer, such as silicone, silicone rubber, or Teflon. [0055] The ink (also referred to as function inks) can include conductive materials, semi-conductive materials (e.g., p-type and n-type semiconducting materials), metallic material, insulating materials, and/or release materials. The ink pattern can be deposited in precise locations on a substrate to create fine lines having a width smaller than 10 microns, with precisely controlled spaces between the lines. For example, the ink drops form an ink pattern corresponding to portions of a transistor, such as a source electrode, a drain electrode, a dielectric layer, a semiconductor layer, or a gate electrode.
[0056] The substrate can be an insulating polymer, such as polyethylene terephthalate (PET), polyester, polyethersulphone (PES), polyimide film (e.g. Kapton, available from DuPont located in Wilmington, DE; Upilex available from Ube Corporation located in Japan), or polycarbonate. Alternatively, the substrate can be made of an insulator such as undoped silicon, glass, or a plastic material. The substrate can also be patterned to serve as an electrode. The substrate can further be a metal foil insulated from the gate electrode by a non-conducting material. The substrate can also be a woven material or paper, planarized or otherwise modified on at least one surface by a polymeric or other coating to accept the other structures. [0057] Electrodes can be printed with metals, such as aluminum or gold, or conductive polymers, such as polythiophene or polyaniline. The electrodes may also include a printed conductor, such as a polymer film comprising metal particles, such as silver or nickel, a printed conductor comprising a polymer film containing graphite or some other conductive carbon material, or a conductive oxide such as tin oxide or indium tin oxide.
[0058] Dielectric layers can be printed with a silicon dioxide layer, an insulating polymer, such as polyimide and its derivatives, poly-vinyl phenol, polymethylmethacrylate, polyvinyldenedifluoride, an inorganic oxide, such as metal oxide, an inorganic nitride such as silicon nitride, or an inorganic/organic composite material such as an organic-substituted silicon oxide, or a sol-gel organosilicon glass. Dielectric layers can also include a bicylcobutene derivative (BCB) available from Dow Chemical (Midland, Mich.), spin-on glass, or dispersions of dielectric colloid materials in a binder or solvent.
[0059] Semiconductor layers can be printed with polymeric semiconductors, such as, polythiophene, poly(3-alkyl)thiophenes, alkyl-substituted oligothiophene, polythienylenevinylene, poly(para-phenylenevinylene) and doped versions of these polymers. An example of suitable oligomeric semiconductor is alpha- hexathienylene. Horowitz, Organic Field-Effect Transistors, Adv. Mater., 10, No. 5, p. 365 (1998) describes the use of unsubstituted and alkyl-substituted oligothiophenes in transistors. A field effect transistor made with regioregular poly(3- hexylthiophene) as the semiconductor layer is described in Bao et al., Soluble and Processable Regioregular Poly(3-hexylthiophene) for Thin Film Field-Effect Transistor Applications with High Mobility, Appl. Phys. Lett. 69 (26), p. 4108 (December 1996). A field effect transistor made with a-hexathienylene is described in U.S. Pat. No. 5,659,181 , which is incorporated herein by reference. [0060] A protective layer can optionally be printed onto the electrical devices. The protective layer can be an aluminum film, a metal oxide coating, a substrate, or a combination thereof.
[0061] Organic semiconductors can be printed using suitable carbon-based compounds, such as, pentacene, phthalocyanine, benzodithiophene, buckminsterfullerene or other fullerene derivatives, tetracyanonaphthoquinone, and tetrakisimethylanimoethylene. The materials provided above for forming the substrate, the dielectric layer, the electrodes, or the semiconductor layer are exemplary only. Other suitable materials known to those skilled in the art having properties similar to those described above can be used in accordance with the present disclosure.
[0062] The ink-jet print head preferably includes a plurality of orifices for dispensing one or more fluids onto a desired media, such as for example, a conducting fluid solution, a semiconducting fluid solution, an insulating fluid solution, and a precursor material to facilitate subsequent deposition. The precursor material can be surface active agents, such as octadecyltrichlorosilane (OTS). [0063] Alternatively, a separate print head is used for each fluid solution. The print head nozzles can be held at different potentials to aid in atomization and imparting a charge to the droplets, such as disclosed in U.S. Pat. No. 7,148,128 (Jacobson), which is hereby incorporated by reference. Alternate print heads are disclosed in U.S. Pat. No. 6,626,526 (Ueki et al.), and U.S. Pat. Publication Nos. 2006/0044357 (Andersen et al.) and 2009/0061089 (King et al.), which are hereby incorporated by reference.
[0064] The print head preferably uses a pulse-on-demand method, and can employ one of the following methods to dispense the ink drops: piezoelectric, magnetostrictive, electromechanical, electro pneumatic, electrostatic, rapid ink heating, magneto hydrodynamic, or any other technique well known to those skilled in the art. The deposited ink patterns typically undergo a curing step or another processing step before subsequent layers are applied.
[0065] While ink jet printing is preferred, the term "printing" is intended to include all forms of printing and coating, including: pre-metered coating such as patch die coating, slot or extrusion coating, slide or cascade coating, and curtain coating; roll coating such as knife over roll coating, forward and reverse roll coating; gravure coating; dip coating; spray coating; meniscus coating; spin coating; brush coating; air knife coating; screen printing processes; electrostatic printing processes; thermal printing processes; and other similar techniques.
[0066] Figure 10 illustrates an alternate semiconductor package 140 with external routing 142 in accordance with an embodiment of the present disclosure. The external routing 142 is preferably an extension of circuit geometer 144 made using the printing technology discussed above. The external routing 142 can be constructed to accommodate connection to desired functions, such as for example, power management and delivery, tester interface, functional display or indicators, and the like.
[0067] Figure 11 illustrates a semiconductor package 150 that simulates a system in package (SIP) or multichip module format, in accordance with an embodiment of the present disclosure. Multiple IC devices 152, 154 are located in the semiconductor package 150. Dielectric layers 156 and circuit geometry 158 are printed as discussed above. The circuit geometry 158 permits inter-die circuit paths 160 and intra-die circuit paths 162. Contact pads 164 can be configured in a variety of ways to couple with circuit member 166.
[0068] Figure 12 illustrates a semiconductor package 170 with stacked IC devices 172, 174 in accordance with an embodiment of the present disclosure. Through silicon vias 176 permit contact pads 178 on IC device 172 to electrically couple with circuit geometry 180 and/or IC device 174. The through silicon vias 176 eliminate edge wiring and permit a shorter vertical stack. The through silicon vias 176 can be formed using the printing processes discussed herein or other methods. [0069] Figure 13 illustrates an alternate semiconductor package 200 in accordance with an embodiment of the present disclosure. RF shielding 202 is optionally printed in recess 204 of substrate 206. In one embodiment, substrate 206 is optimized for thermal management. In another embodiment, IC device 208 is retained to substrate 206 by overmolding or encapsulation 210. [0070] Dielectric layers 212 and circuit geometry 214 are preferably printed as discussed above. In the embodiment of Figure 13, the circuit geometry 214 is configured to add additional IC device 216 in a double sided configuration. Alternatively, the semiconductor package 200 can be mated with another assembly to create a complex system in package or multichip module.
[0071] Where a range of values is provided, it is understood that each intervening value, to the tenth of the unit of the lower limit unless the context clearly dictates otherwise, between the upper and lower limit of that range and any other stated or intervening value in that stated range is encompassed within the embodiments of the disclosure. The upper and lower limits of these smaller ranges which may independently be included in the smaller ranges is also encompassed within the embodiments of the disclosure, subject to any specifically excluded limit in the stated range. Where the stated range includes one or both of the limits, ranges excluding either both of those included limits are also included in the embodiments of the present disclosure.
[0072] Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which the embodiments of the present disclosure belong. Although any methods and materials similar or equivalent to those described herein can also be used in the practice or testing of the embodiments of the present disclosure, the preferred methods and materials are now described. All patents and publications mentioned herein, including those cited in the Background of the application, are hereby incorporated by reference to disclose and described the methods and/or materials in connection with which the publications are cited.
[0073] The publications discussed herein are provided solely for their disclosure prior to the filing date of the present application. Nothing herein is to be construed as an admission that the present disclosure is not entitled to antedate such publication by virtue of prior invention. Further, the dates of publication provided may be different from the actual publication dates which may need to be independently confirmed.
[0074] Other embodiments of the disclosure are possible. Although the description above contains much specificity, these should not be construed as limiting the scope of the disclosure, but as merely providing illustrations of some of the presently preferred embodiments of this disclosure. It is also contemplated that various combinations or sub-combinations of the specific features and aspects of the embodiments may be made and still fall within the scope of the present disclosure. It should be understood that various features and aspects of the disclosed embodiments can be combined with or substituted for one another in order to form varying modes of the disclosed embodiments of the disclosure. Thus, it is intended that the scope of the present disclosure herein disclosed should not be limited by the particular disclosed embodiments described above.
[0075] Thus the scope of this disclosure should be determined by the appended claims and their legal equivalents. Therefore, it will be appreciated that the scope of the present disclosure fully encompasses other embodiments which may become obvious to those skilled in the art, and that the scope of the present disclosure is accordingly to be limited by nothing other than the appended claims, in which reference to an element in the singular is not intended to mean "one and only one" unless explicitly so stated, but rather "one or more." All structural, chemical, and functional equivalents to the elements of the above-described preferred embodiment(s) that are known to those of ordinary skill in the art are expressly incorporated herein by reference and are intended to be encompassed by the present claims. Moreover, it is not necessary for a device or method to address each and every problem sought to be solved by the present disclosure, for it to be encompassed by the present claims. Furthermore, no element, component, or method step in the present disclosure is intended to be dedicated to the public regardless of whether the element, component, or method step is explicitly recited in the claims.

Claims

What is claimed is:
1. A package for a semiconductor device having electrical terminals, the package comprising: a substrate including at least one semiconductor device; at least one dielectric layer selectively printed on at least a portion of the semiconductor device creating first recesses aligned with a plurality of the electrical terminals; a conductive material printed in the first recesses forming contact members on the semiconductor device; at least one dielectric layer selectively printed on at least a portion of the package to create a plurality of second recesses corresponding to a target circuit geometry; and a conductive material printed in at least a portion of the second recesses comprising circuit geometry, the circuit geometry comprising a plurality of exposed terminals electrically coupled to the electric terminals on the semiconductor device.
2. The package of claim 1 comprising a conductive plating layer on one or more of the contact members and the circuit geometry.
3. The package of claim 1 wherein the conductive material comprises one of sintered conductive particles or a conductive ink.
4. The package of claim 1 comprising a compliant material located between the exposed terminals and the substrate.
5. The package of claim 1 comprising at least one printed electrical device on one of a dielectric layer or the substrate and electrically coupled to at least a portion of the circuit geometry.
6. The package of claim 1 wherein the exposed terminal extend above the package.
7. The package of claim 1 comprising a plurality of vias electrically coupling adjacent layers of the circuit geometry.
8. The package of claim 1 comprising: at least one external dielectric layer extending beyond the package; and external routing on the external dielectric layer electrically coupled to a portion of the circuit geometry.
9. The package of claim 1 comprising a plurality of semiconductor devices received by the substrate, wherein the circuit geometry comprises at least one of an inter-die circuit path or an intra-die circuit paths.
10. The package of claim 1 comprising: at least two vertically stacked semiconductor devices; and a plurality of through silicon vias electrically coupling at least two of the stacked semiconductor devices.
11. The package of claim 1 comprising a plurality of semiconductor devices receive by the substrate and electrically coupled by the circuit geometry.
12. The package of claim 1 wherein conductive traces in the circuit geometry comprise substantially rectangular cross-sectional shapes.
13. The package of claim 1 wherein a conductive material, a non- conductive material, and a semi-conductive material are printed on a single layer.
14. An electrical assembly comprising: the package of claim 1 ; and a circuit member with a plurality of contact pads electrically coupled to the exposed terminals on the package.
15. The electrical interconnect assembly of claim 14 wherein the circuit member is selected from one of a dielectric layer, a printed circuit board, a flexible circuit, a bare die device, an integrated circuit device, organic or inorganic substrates, or a rigid circuit.
16. A method of making a package for a semiconductor device having electrical terminals, the method comprising the step of: locating at least one semiconductor device on a substrate; printing at least one dielectric layer selectively on at least a portion of the semiconductor device to create first recesses aligned with at least a portion of the electrical terminals; printing a conductive material in the first recesses to form contact members on the semiconductor device; printing at least one dielectric layer selectively on at least a portion of the package to create a plurality of second recesses corresponding to a target circuit geometry; and printing a conductive material in at least a portion of the second recesses to form circuit geometry, the circuit geometry comprising a plurality of exposed terminals electrically coupled to the semiconductor device.
17. The method of claim 16 comprising plating with a conductive material one or more of the contact members and the circuit geometry.
18. The method of claim 16 wherein printing the conductive material comprises one or more of printing a conductive material in the recesses and sintering the conductive material or printing a conductive ink in the recesses.
19. The method of claim 16 comprising printing a compliant material in a location between the substrate and at least one of the exposed terminals.
20. The method of claim 16 comprising: printing at least one electrical device on one of a dielectric layer or the substrate; and electrically coupled the electrical device to at least a portion of the circuit geometry.
21. The method of claim 16 comprising printing at least one via in a dielectric layer to electrically couple adjacent layers of the circuit geometry.
22. The method of claim 16 comprising printing one or more contact members on the exposed terminals that extend above the dielectric layer.
23. The method of claim 16 comprising the steps of: locating a plurality of semiconductor devices on the substrate; and printing the circuit geometry to include at least one of an inter-die circuit path or an intra-die circuit paths.
24. The method of claim 16 comprising the steps of: vertically stacking at least two semiconductor devices; and electrically coupling at least two of the stacked semiconductor devices with through silicon vias.
25. The method of claim 16 comprising electrically coupling a second semiconductor device to the exposed terminals on the package.
26. The method of claim 16 wherein conductive traces in the circuit geometry comprise substantially rectangular cross-sectional shapes.
27. The method of claim 16 comprising printing a conductive material, a non-conductive material, and a semi-conductive material is printed on a single layer.
28. The method of claim 16 comprising the steps of: locating pre-formed conductive trace materials in the second recesses; and plating the second recesses to form conductive traces with substantially rectangular cross-sectional shapes.
29. The method of claim 16 comprising the steps of: pressing a conductive foil into at least a portion of the second recesses; shearing the conductive foil along edges of the second recesses; removing excess conductive foil not located in the second recesses; and plating the second recesses to form conductive traces with substantially rectangular cross-sectional shapes.
30. A method of making an electrical assembly comprising the steps of: making the package according to the method of claim 16; and electrically coupling a circuit member with a plurality of the exposed terminals on the package.
31. The method of claim 30 wherein the circuit member is selected from one of a dielectric layer, a printed circuit board, a flexible circuit, a bare die device, an integrated circuit device, organic or inorganic substrates, or a rigid circuit.
PCT/US2010/036285 2009-06-02 2010-05-27 Compliant printed circuit semiconductor package WO2010141296A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US13/318,263 US8618649B2 (en) 2009-06-02 2010-05-27 Compliant printed circuit semiconductor package
US13/410,943 US9613841B2 (en) 2009-06-02 2012-03-02 Area array semiconductor device package interconnect structure with optional package-to-package or flexible circuit to package connection
US14/086,029 US9076884B2 (en) 2009-06-02 2013-11-21 Compliant printed circuit semiconductor package

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US18334809P 2009-06-02 2009-06-02
US61/183,348 2009-06-02

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2010/033726 Continuation-In-Part WO2011056257A1 (en) 2009-11-04 2010-05-05 Electromagnetic inertial actuator

Related Child Applications (5)

Application Number Title Priority Date Filing Date
US13/318,263 A-371-Of-International US8618649B2 (en) 2009-06-02 2010-05-27 Compliant printed circuit semiconductor package
PCT/US2010/036288 Continuation-In-Part WO2010141297A1 (en) 2009-06-02 2010-05-27 Compliant printed circuit wafer level semiconductor package
US201113318200A Continuation-In-Part 2009-06-02 2011-10-31
US13/410,943 Continuation-In-Part US9613841B2 (en) 2009-06-02 2012-03-02 Area array semiconductor device package interconnect structure with optional package-to-package or flexible circuit to package connection
US14/086,029 Division US9076884B2 (en) 2009-06-02 2013-11-21 Compliant printed circuit semiconductor package

Publications (1)

Publication Number Publication Date
WO2010141296A1 true WO2010141296A1 (en) 2010-12-09

Family

ID=43298043

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2010/036285 WO2010141296A1 (en) 2009-06-02 2010-05-27 Compliant printed circuit semiconductor package

Country Status (2)

Country Link
US (2) US8618649B2 (en)
WO (1) WO2010141296A1 (en)

Cited By (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8912812B2 (en) 2009-06-02 2014-12-16 Hsio Technologies, Llc Compliant printed circuit wafer probe diagnostic tool
US8928344B2 (en) 2009-06-02 2015-01-06 Hsio Technologies, Llc Compliant printed circuit socket diagnostic tool
US8955216B2 (en) 2009-06-02 2015-02-17 Hsio Technologies, Llc Method of making a compliant printed circuit peripheral lead semiconductor package
US8955215B2 (en) 2009-05-28 2015-02-17 Hsio Technologies, Llc High performance surface mount electrical interconnect
US8970031B2 (en) 2009-06-16 2015-03-03 Hsio Technologies, Llc Semiconductor die terminal
US8981809B2 (en) 2009-06-29 2015-03-17 Hsio Technologies, Llc Compliant printed circuit semiconductor tester interface
US8981568B2 (en) 2009-06-16 2015-03-17 Hsio Technologies, Llc Simulated wirebond semiconductor package
US8988093B2 (en) 2009-06-02 2015-03-24 Hsio Technologies, Llc Bumped semiconductor wafer or die level electrical interconnect
US8984748B2 (en) 2009-06-29 2015-03-24 Hsio Technologies, Llc Singulated semiconductor device separable electrical interconnect
US8987886B2 (en) 2009-06-02 2015-03-24 Hsio Technologies, Llc Copper pillar full metal via electrical circuit structure
US9054097B2 (en) 2009-06-02 2015-06-09 Hsio Technologies, Llc Compliant printed circuit area array semiconductor device package
US9076884B2 (en) 2009-06-02 2015-07-07 Hsio Technologies, Llc Compliant printed circuit semiconductor package
US9093767B2 (en) 2009-06-02 2015-07-28 Hsio Technologies, Llc High performance surface mount electrical interconnect
US9136196B2 (en) 2009-06-02 2015-09-15 Hsio Technologies, Llc Compliant printed circuit wafer level semiconductor package
US9184527B2 (en) 2009-06-02 2015-11-10 Hsio Technologies, Llc Electrical connector insulator housing
US9184145B2 (en) 2009-06-02 2015-11-10 Hsio Technologies, Llc Semiconductor device package adapter
US9196980B2 (en) 2009-06-02 2015-11-24 Hsio Technologies, Llc High performance surface mount electrical interconnect with external biased normal force loading
US9231328B2 (en) 2009-06-02 2016-01-05 Hsio Technologies, Llc Resilient conductive electrical interconnect
US9232654B2 (en) 2009-06-02 2016-01-05 Hsio Technologies, Llc High performance electrical circuit structure
US9277654B2 (en) 2009-06-02 2016-03-01 Hsio Technologies, Llc Composite polymer-metal electrical contacts
US9276339B2 (en) 2009-06-02 2016-03-01 Hsio Technologies, Llc Electrical interconnect IC device socket
US9276336B2 (en) 2009-05-28 2016-03-01 Hsio Technologies, Llc Metalized pad to electrical contact interface
US9318862B2 (en) 2009-06-02 2016-04-19 Hsio Technologies, Llc Method of making an electronic interconnect
US9320144B2 (en) 2009-06-17 2016-04-19 Hsio Technologies, Llc Method of forming a semiconductor socket
US9320133B2 (en) 2009-06-02 2016-04-19 Hsio Technologies, Llc Electrical interconnect IC device socket
US9350093B2 (en) 2010-06-03 2016-05-24 Hsio Technologies, Llc Selective metalization of electrical connector or socket housing
US9414500B2 (en) 2009-06-02 2016-08-09 Hsio Technologies, Llc Compliant printed flexible circuit
US9536815B2 (en) 2009-05-28 2017-01-03 Hsio Technologies, Llc Semiconductor socket with direct selective metalization
US9603249B2 (en) 2009-06-02 2017-03-21 Hsio Technologies, Llc Direct metalization of electrical circuit structures
US9613841B2 (en) 2009-06-02 2017-04-04 Hsio Technologies, Llc Area array semiconductor device package interconnect structure with optional package-to-package or flexible circuit to package connection
US9689897B2 (en) 2010-06-03 2017-06-27 Hsio Technologies, Llc Performance enhanced semiconductor socket
US9699906B2 (en) 2009-06-02 2017-07-04 Hsio Technologies, Llc Hybrid printed circuit assembly with low density main core and embedded high density circuit regions
US9755335B2 (en) 2015-03-18 2017-09-05 Hsio Technologies, Llc Low profile electrical interconnect with fusion bonded contact retention and solder wick reduction
US9761520B2 (en) 2012-07-10 2017-09-12 Hsio Technologies, Llc Method of making an electrical connector having electrodeposited terminals
US9930775B2 (en) 2009-06-02 2018-03-27 Hsio Technologies, Llc Copper pillar full metal via electrical circuit structure
US10159154B2 (en) 2010-06-03 2018-12-18 Hsio Technologies, Llc Fusion bonded liquid crystal polymer circuit structure
US10506722B2 (en) 2013-07-11 2019-12-10 Hsio Technologies, Llc Fusion bonded liquid crystal polymer electrical circuit structure
US10667410B2 (en) 2013-07-11 2020-05-26 Hsio Technologies, Llc Method of making a fusion bonded circuit structure

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8789272B2 (en) 2009-06-02 2014-07-29 Hsio Technologies, Llc Method of making a compliant printed circuit peripheral lead semiconductor test socket
WO2010141264A1 (en) 2009-06-03 2010-12-09 Hsio Technologies, Llc Compliant wafer level probe assembly
US8525346B2 (en) 2009-06-02 2013-09-03 Hsio Technologies, Llc Compliant conductive nano-particle electrical interconnect
US8610265B2 (en) 2009-06-02 2013-12-17 Hsio Technologies, Llc Compliant core peripheral lead semiconductor test socket
KR101629859B1 (en) * 2009-09-17 2016-06-14 코닌클리케 필립스 엔.브이. Electronic device and opto-electronic device
US8758067B2 (en) 2010-06-03 2014-06-24 Hsio Technologies, Llc Selective metalization of electrical connector or socket housing
US8525340B2 (en) * 2010-06-11 2013-09-03 Premitec, Inc. Flexible electronic devices and related methods
US9406642B1 (en) * 2014-03-11 2016-08-02 Stats Chippac Ltd. Integrated circuit packaging system with insulated trace and method of manufacture thereof
JP2016058627A (en) * 2014-09-11 2016-04-21 株式会社東芝 Semiconductor device
US9496171B2 (en) 2014-09-26 2016-11-15 Texas Instruments Incorporated Printed interconnects for semiconductor packages
US10390433B2 (en) 2015-03-31 2019-08-20 Texas Instruments Incorporated Methods of forming conductive and resistive circuit structures in an integrated circuit or printed circuit board
US10096573B2 (en) * 2015-07-28 2018-10-09 Bridge Semiconductor Corporation Face-to-face semiconductor assembly having semiconductor device in dielectric recess
US10622311B2 (en) * 2017-08-10 2020-04-14 International Business Machines Corporation High-density interconnecting adhesive tape
US11114308B2 (en) 2018-09-25 2021-09-07 International Business Machines Corporation Controlling of height of high-density interconnection structure on substrate

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5014159A (en) * 1982-04-19 1991-05-07 Olin Corporation Semiconductor package
US5286680A (en) * 1988-12-07 1994-02-15 Tribotech Semiconductor die packages having lead support frame
US6313528B1 (en) * 1996-12-13 2001-11-06 Tessera, Inc. Compliant multichip package
US6744126B1 (en) * 2002-01-09 2004-06-01 Bridge Semiconductor Corporation Multichip semiconductor package device
US6809414B1 (en) * 2000-10-13 2004-10-26 Bridge Semiconductor Corporation Semiconductor chip assembly with bumped conductive trace
US7121839B2 (en) * 2000-01-20 2006-10-17 Gryphics, Inc. Compliant interconnect assembly
US20070148822A1 (en) * 2005-12-23 2007-06-28 Tessera, Inc. Microelectronic packages and methods therefor
US20080246136A1 (en) * 2007-03-05 2008-10-09 Tessera, Inc. Chips having rear contacts connected by through vias to front contacts
US7538415B1 (en) * 2003-11-20 2009-05-26 Bridge Semiconductor Corporation Semiconductor chip assembly with bumped terminal, filler and insulative base

Family Cites Families (336)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3672986A (en) 1969-12-19 1972-06-27 Day Co Nv Metallization of insulating substrates
US4188438A (en) 1975-06-02 1980-02-12 National Semiconductor Corporation Antioxidant coating of copper parts for thermal compression gang bonding of semiconductive devices
US4489999A (en) 1983-02-15 1984-12-25 Motorola, Inc. Socket and flexible PC board assembly and method for making
US4964948A (en) 1985-04-16 1990-10-23 Protocad, Inc. Printed circuit board through hole technique
US4922376A (en) 1989-04-10 1990-05-01 Unistructure, Inc. Spring grid array interconnection for active microelectronic elements
US5208068A (en) 1989-04-17 1993-05-04 International Business Machines Corporation Lamination method for coating the sidewall or filling a cavity in a substrate
US5127837A (en) 1989-06-09 1992-07-07 Labinal Components And Systems, Inc. Electrical connectors and IC chip tester embodying same
US5716663A (en) 1990-02-09 1998-02-10 Toranaga Technologies Multilayer printed circuit
WO1991014015A1 (en) 1990-03-05 1991-09-19 Olin Corporation Method and materials for forming multi-layer circuits by an additive process
US5071363A (en) 1990-04-18 1991-12-10 Minnesota Mining And Manufacturing Company Miniature multiple conductor electrical connector
US5509019A (en) 1990-09-20 1996-04-16 Fujitsu Limited Semiconductor integrated circuit device having test control circuit in input/output area
US5072520A (en) 1990-10-23 1991-12-17 Rogers Corporation Method of manufacturing an interconnect device having coplanar contact bumps
US5161983A (en) 1991-02-11 1992-11-10 Kel Corporation Low profile socket connector
US5237203A (en) 1991-05-03 1993-08-17 Trw Inc. Multilayer overlay interconnect for high-density packaging of circuit elements
US5129573A (en) 1991-10-25 1992-07-14 Compaq Computer Corporation Method for attaching through-hole devices to a circuit board using solder paste
JPH05206064A (en) 1991-12-10 1993-08-13 Nec Corp Manufacture of semiconductor device
US5528001A (en) 1992-02-14 1996-06-18 Research Organization For Circuit Knowledge Circuit of electrically conductive paths on a dielectric with a grid of isolated conductive features that are electrically insulated from the paths
US5246880A (en) 1992-04-27 1993-09-21 Eastman Kodak Company Method for creating substrate electrodes for flip chip and other applications
US6720576B1 (en) 1992-09-11 2004-04-13 Semiconductor Energy Laboratory Co., Ltd. Plasma processing method and photoelectric conversion device
US5295214A (en) 1992-11-16 1994-03-15 International Business Machines Corporation Optical module with tolerant wave soldered joints
US5479319A (en) 1992-12-30 1995-12-26 Interconnect Systems, Inc. Multi-level assemblies for interconnecting integrated circuits
US5378981A (en) 1993-02-02 1995-01-03 Motorola, Inc. Method for testing a semiconductor device on a universal test circuit substrate
US5454161A (en) 1993-04-29 1995-10-03 Fujitsu Limited Through hole interconnect substrate fabrication process
US5334029A (en) 1993-05-11 1994-08-02 At&T Bell Laboratories High density connector for stacked circuit boards
US5419038A (en) 1993-06-17 1995-05-30 Fujitsu Limited Method for fabricating thin-film interconnector
US5527998A (en) 1993-10-22 1996-06-18 Sheldahl, Inc. Flexible multilayer printed circuit boards and methods of manufacture
US5772451A (en) 1993-11-16 1998-06-30 Form Factor, Inc. Sockets for electronic components and methods of connecting to electronic components
US20020053734A1 (en) 1993-11-16 2002-05-09 Formfactor, Inc. Probe card assembly and kit, and methods of making same
US5802699A (en) 1994-06-07 1998-09-08 Tessera, Inc. Methods of assembling microelectronic assembly with socket for engaging bump leads
US5518964A (en) 1994-07-07 1996-05-21 Tessera, Inc. Microelectronic mounting with multiple lead deformation and bonding
US5562462A (en) 1994-07-19 1996-10-08 Matsuba; Stanley Reduced crosstalk and shielded adapter for mounting an integrated chip package on a circuit board like member
US5659181A (en) 1995-03-02 1997-08-19 Lucent Technologies Inc. Article comprising α-hexathienyl
US7276919B1 (en) 1995-04-20 2007-10-02 International Business Machines Corporation High density integral test probe
US5761801A (en) 1995-06-07 1998-06-09 The Dexter Corporation Method for making a conductive film composite
US6120588A (en) 1996-07-19 2000-09-19 E Ink Corporation Electronically addressable microencapsulated ink and display thereof
US6639578B1 (en) 1995-07-20 2003-10-28 E Ink Corporation Flexible displays
US6459418B1 (en) 1995-07-20 2002-10-01 E Ink Corporation Displays combining active and non-active inks
US6118426A (en) 1995-07-20 2000-09-12 E Ink Corporation Transducers and indicators having printed displays
US5691041A (en) 1995-09-29 1997-11-25 International Business Machines Corporation Socket for semi-permanently connecting a solder ball grid array device using a dendrite interposer
US5785538A (en) 1995-11-27 1998-07-28 International Business Machines Corporation High density test probe with rigid surface structure
US5746608A (en) 1995-11-30 1998-05-05 Taylor; Attalee S. Surface mount socket for an electronic package, and contact for use therewith
US5904546A (en) 1996-02-12 1999-05-18 Micron Technology, Inc. Method and apparatus for dicing semiconductor wafers
US5741624A (en) 1996-02-13 1998-04-21 Micron Technology, Inc. Method for reducing photolithographic steps in a semiconductor interconnect process
US6310484B1 (en) 1996-04-01 2001-10-30 Micron Technology, Inc. Semiconductor test interconnect with variable flexure contacts
US5764485A (en) 1996-04-19 1998-06-09 Lebaschi; Ali Multi-layer PCB blockade-via pad-connection
US5674595A (en) 1996-04-22 1997-10-07 International Business Machines Corporation Coverlay for printed circuit boards
US5731244A (en) 1996-05-28 1998-03-24 Micron Technology, Inc. Laser wire bonding for wire embedded dielectrics to integrated circuits
US5787976A (en) 1996-07-01 1998-08-04 Digital Equipment Corporation Interleaved-fin thermal connector
EP0824301A3 (en) 1996-08-09 1999-08-11 Hitachi, Ltd. Printed circuit board, IC card, and manufacturing method thereof
US5791911A (en) 1996-10-25 1998-08-11 International Business Machines Corporation Coaxial interconnect devices and methods of making the same
JPH10135270A (en) 1996-10-31 1998-05-22 Casio Comput Co Ltd Semiconductor device and manufacture thereof
US6962829B2 (en) 1996-10-31 2005-11-08 Amkor Technology, Inc. Method of making near chip size integrated circuit package
KR100214560B1 (en) 1997-03-05 1999-08-02 구본준 Semiconductor multi chip module
US5921786A (en) 1997-04-03 1999-07-13 Kinetrix, Inc. Flexible shielded laminated beam for electrical contacts and the like and method of contact operation
AU7281698A (en) 1997-05-06 1998-11-27 Gryphics, Inc. Multi-mode compliant connector and replaceable chip module utilizing the same
US5933558A (en) 1997-05-22 1999-08-03 Motorola, Inc. Optoelectronic device and method of assembly
US6177921B1 (en) 1997-08-28 2001-01-23 E Ink Corporation Printable electrode structures for displays
US6252564B1 (en) 1997-08-28 2001-06-26 E Ink Corporation Tiled displays
US6825829B1 (en) 1997-08-28 2004-11-30 E Ink Corporation Adhesive backed displays
CA2306384A1 (en) 1997-10-14 1999-04-22 Patterning Technologies Limited Method of forming an electronic device
US6107109A (en) 1997-12-18 2000-08-22 Micron Technology, Inc. Method for fabricating a semiconductor interconnect with laser machined electrical paths through substrate
US6114240A (en) 1997-12-18 2000-09-05 Micron Technology, Inc. Method for fabricating semiconductor components using focused laser beam
US6200143B1 (en) 1998-01-09 2001-03-13 Tessera, Inc. Low insertion force connector for microelectronic elements
US5973394A (en) 1998-01-23 1999-10-26 Kinetrix, Inc. Small contactor for test probes, chip packaging and the like
US6181144B1 (en) 1998-02-25 2001-01-30 Micron Technology, Inc. Semiconductor probe card having resistance measuring circuitry and method fabrication
US6178540B1 (en) 1998-03-11 2001-01-23 Industrial Technology Research Institute Profile design for wire bonding
US6080932A (en) 1998-04-14 2000-06-27 Tessera, Inc. Semiconductor package assemblies with moisture vents
US6451624B1 (en) 1998-06-05 2002-09-17 Micron Technology, Inc. Stackable semiconductor package having conductive layer and insulating layers and method of fabrication
US6288451B1 (en) 1998-06-24 2001-09-11 Vanguard International Semiconductor Corporation Flip-chip package utilizing a printed circuit board having a roughened surface for increasing bond strength
US6172879B1 (en) 1998-06-30 2001-01-09 Sun Microsystems, Inc. BGA pin isolation and signal routing process
JP4812144B2 (en) 1998-07-22 2011-11-09 住友電気工業株式会社 Aluminum nitride sintered body and manufacturing method thereof
KR20070086860A (en) 1998-09-03 2007-08-27 이비덴 가부시키가이샤 Multilayer printed wiring board and method for manufacturing the same
US7045015B2 (en) 1998-09-30 2006-05-16 Optomec Design Company Apparatuses and method for maskless mesoscale material deposition
WO2000023825A2 (en) 1998-09-30 2000-04-27 Board Of Control Of Michigan Technological University Laser-guided manipulation of non-atomic particles
US7108894B2 (en) 1998-09-30 2006-09-19 Optomec Design Company Direct Write™ System
US6207259B1 (en) 1998-11-02 2001-03-27 Kyocera Corporation Wiring board
US6255126B1 (en) 1998-12-02 2001-07-03 Formfactor, Inc. Lithographic contact elements
US6506438B2 (en) 1998-12-15 2003-01-14 E Ink Corporation Method for printing of transistor arrays on plastic substrates
SG78324A1 (en) 1998-12-17 2001-02-20 Eriston Technologies Pte Ltd Bumpless flip chip assembly with strips-in-via and plating
US8021976B2 (en) 2002-10-15 2011-09-20 Megica Corporation Method of wire bonding over active area of a semiconductor circuit
JP2003536203A (en) 1999-02-02 2003-12-02 グリフィクス インコーポレーティッド Low insertion force or zero insertion force connectors for printed circuit boards and electrical devices
US6750551B1 (en) 1999-12-28 2004-06-15 Intel Corporation Direct BGA attachment without solder reflow
US6437591B1 (en) 1999-03-25 2002-08-20 Micron Technology, Inc. Test interconnect for bumped semiconductor components and method of fabrication
US6263566B1 (en) 1999-05-03 2001-07-24 Micron Technology, Inc. Flexible semiconductor interconnect fabricated by backslide thinning
US6270363B1 (en) 1999-05-18 2001-08-07 International Business Machines Corporation Z-axis compressible polymer with fine metal matrix suspension
US7247035B2 (en) 2000-06-20 2007-07-24 Nanonexus, Inc. Enhanced stress metal spring contactor
US6225692B1 (en) 1999-06-03 2001-05-01 Cts Corporation Flip chip package for micromachined semiconductors
DE19930308B4 (en) 1999-07-01 2006-01-12 Infineon Technologies Ag Multichip module with silicon carrier substrate
JP2003504856A (en) 1999-07-02 2003-02-04 ディジラッド・コーポレーション Indirect back contact for semiconductor devices
US20030156400A1 (en) 1999-07-15 2003-08-21 Dibene Joseph Ted Method and apparatus for providing power to a microprocessor with intergrated thermal and EMI management
JP3728147B2 (en) 1999-07-16 2005-12-21 キヤノン株式会社 Opto-electric hybrid wiring board
JP3949849B2 (en) 1999-07-19 2007-07-25 日東電工株式会社 Manufacturing method of interposer for chip size package and interposer for chip size package
DE60043441D1 (en) 1999-07-21 2010-01-14 E Ink Corp PREFERRED METHOD, ELECTRIC LADDER RAILS FOR DELLEN
US6830460B1 (en) 1999-08-02 2004-12-14 Gryphics, Inc. Controlled compliance fine pitch interconnect
US6468098B1 (en) 1999-08-17 2002-10-22 Formfactor, Inc. Electrical contactor especially wafer level contactor using fluid pressure
US6861345B2 (en) 1999-08-27 2005-03-01 Micron Technology, Inc. Method of disposing conductive bumps onto a semiconductor device
US6545291B1 (en) 1999-08-31 2003-04-08 E Ink Corporation Transistor design for use in the construction of an electronically driven display
US6312971B1 (en) 1999-08-31 2001-11-06 E Ink Corporation Solvent annealing process for forming a thin semiconductor film with advantageous properties
US6972256B2 (en) 1999-11-30 2005-12-06 Ebara Corporation Method and apparatus for forming thin film of metal
US6383005B2 (en) 1999-12-07 2002-05-07 Urex Precision, Inc. Integrated circuit socket with contact pad
US6197614B1 (en) 1999-12-20 2001-03-06 Thin Film Module, Inc. Quick turn around fabrication process for packaging substrates and high density cards
JP2003520454A (en) 2000-01-20 2003-07-02 グリフィクス インコーポレーティッド Flexible compliance interconnect assembly
US7064412B2 (en) 2000-01-25 2006-06-20 3M Innovative Properties Company Electronic package with integrated capacitor
WO2005018428A2 (en) 2000-04-03 2005-03-03 Neoguide Systems, Inc. Activated polymer articulated instruments and methods of insertion
US6642613B1 (en) 2000-05-09 2003-11-04 National Semiconductor Corporation Techniques for joining an opto-electronic module to a semiconductor package
US6661084B1 (en) 2000-05-16 2003-12-09 Sandia Corporation Single level microelectronic device package with an integral window
US7579848B2 (en) 2000-05-23 2009-08-25 Nanonexus, Inc. High density interconnect system for IC packages and interconnect assemblies
GB2367532B (en) 2000-07-27 2004-03-10 Kyocera Corp Layered unit provided with piezoelectric ceramics,method of producing the same and ink jet printing head employing the same
US6970362B1 (en) 2000-07-31 2005-11-29 Intel Corporation Electronic assemblies and systems comprising interposer with embedded capacitors
US6462568B1 (en) 2000-08-31 2002-10-08 Micron Technology, Inc. Conductive polymer contact system and test method for semiconductor components
US6690184B1 (en) 2000-08-31 2004-02-10 Micron Technology, Inc. Air socket for testing integrated circuits
CN1265451C (en) 2000-09-06 2006-07-19 三洋电机株式会社 Semiconductor device and manufactoring method thereof
US6399892B1 (en) 2000-09-19 2002-06-04 International Business Machines Corporation CTE compensated chip interposer
KR20030060894A (en) 2000-09-19 2003-07-16 나노피어스 테크놀러지스, 인코포레이티드 Method for assembling components and antennae in radio frequency identification devices
US6350386B1 (en) 2000-09-20 2002-02-26 Charles W. C. Lin Method of making a support circuit with a tapered through-hole for a semiconductor chip assembly
JP2002162450A (en) 2000-11-22 2002-06-07 Mitsubishi Electric Corp Testing device of semiconductor integrated circuit, and test method of the semiconductor integrated circuit
US6840777B2 (en) 2000-11-30 2005-01-11 Intel Corporation Solderless electronics packaging
US6535006B2 (en) 2000-12-22 2003-03-18 Intel Corporation Test socket and system
US6800169B2 (en) 2001-01-08 2004-10-05 Fujitsu Limited Method for joining conductive structures and an electrical conductive article
US6910897B2 (en) 2001-01-12 2005-06-28 Litton Systems, Inc. Interconnection system
JP4181307B2 (en) 2001-01-19 2008-11-12 山一電機株式会社 Card connector
US6737740B2 (en) 2001-02-08 2004-05-18 Micron Technology, Inc. High performance silicon contact for flip chip
US6773302B2 (en) 2001-03-16 2004-08-10 Pulse Engineering, Inc. Advanced microelectronic connector assembly and method of manufacturing
US6490786B2 (en) 2001-04-17 2002-12-10 Visteon Global Technologies, Inc. Circuit assembly and a method for making the same
US6645791B2 (en) 2001-04-23 2003-11-11 Fairchild Semiconductor Semiconductor die package including carrier with mask
US7033184B2 (en) 2001-06-14 2006-04-25 Paricon Technologies Corporation Electrical interconnect device incorporating anisotropically conductive elastomer and flexible circuit
US6987661B1 (en) 2001-06-19 2006-01-17 Amkor Technology, Inc. Integrated circuit substrate having embedded passive components and methods therefor
US6593535B2 (en) 2001-06-26 2003-07-15 Teradyne, Inc. Direct inner layer interconnect for a high speed printed circuit board
US6967640B2 (en) 2001-07-27 2005-11-22 E Ink Corporation Microencapsulated electrophoretic display with integrated driver
US6603080B2 (en) 2001-09-27 2003-08-05 Andrew Corporation Circuit board having ferrite powder containing layer
US6642127B2 (en) 2001-10-19 2003-11-04 Applied Materials, Inc. Method for dicing a semiconductor wafer
US6994569B2 (en) 2001-11-14 2006-02-07 Fci America Technology, Inc. Electrical connectors having contacts that may be selectively designated as either signal or ground contacts
US6702594B2 (en) 2001-12-14 2004-03-09 Hon Hai Precision Ind. Co., Ltd. Electrical contact for retaining solder preform
US6897670B2 (en) 2001-12-21 2005-05-24 Texas Instruments Incorporated Parallel integrated circuit test apparatus and test method
US6461183B1 (en) 2001-12-27 2002-10-08 Hon Hai Precision Ind. Co., Ltd. Terminal of socket connector
US6820794B2 (en) 2001-12-29 2004-11-23 Texas Instruments Incorporated Solderless test interface for a semiconductor device package
JP2003217774A (en) 2002-01-28 2003-07-31 Enplas Corp Contact pin and ic socket
US6965168B2 (en) 2002-02-26 2005-11-15 Cts Corporation Micro-machined semiconductor package
US7249954B2 (en) 2002-02-26 2007-07-31 Paricon Technologies Corporation Separable electrical interconnect with anisotropic conductive elastomer for translating footprint
JP4053786B2 (en) 2002-02-27 2008-02-27 株式会社エンプラス Socket for electrical parts
JP3912140B2 (en) 2002-02-28 2007-05-09 アイシン・エィ・ダブリュ株式会社 Connector misinsertion detection device, connector misinsertion detection method, and program thereof
SG115459A1 (en) 2002-03-04 2005-10-28 Micron Technology Inc Flip chip packaging using recessed interposer terminals
US6608757B1 (en) 2002-03-18 2003-08-19 International Business Machines Corporation Method for making a printed wiring board
US7548430B1 (en) 2002-05-01 2009-06-16 Amkor Technology, Inc. Buildup dielectric and metallization process and semiconductor package
US6574114B1 (en) 2002-05-02 2003-06-03 3M Innovative Properties Company Low contact force, dual fraction particulate interconnect
US6763156B2 (en) 2002-06-12 2004-07-13 Mcnc Flexible optoelectronic circuit and associated method
US7260890B2 (en) 2002-06-26 2007-08-28 Georgia Tech Research Corporation Methods for fabricating three-dimensional all organic interconnect structures
JP2004039406A (en) 2002-07-02 2004-02-05 Fujitsu Component Ltd Connector
US6815262B2 (en) 2002-07-22 2004-11-09 Stmicroelectronics, Inc. Apparatus and method for attaching an integrated circuit sensor to a substrate
US20040016995A1 (en) 2002-07-25 2004-01-29 Kuo Shun Meen MEMS control chip integration
TW545716U (en) 2002-09-09 2003-08-01 Hon Hai Prec Ind Co Ltd Electrical contact
TW542444U (en) 2002-10-18 2003-07-11 Hon Hai Prec Ind Co Ltd Electrical contact
WO2004039135A1 (en) 2002-10-24 2004-05-06 International Business Machines Corporation Land grid array fabrication using elastomer core and conducting metal shell or mesh
JP3768183B2 (en) 2002-10-28 2006-04-19 山一電機株式会社 IC socket for narrow pitch IC package
KR100717479B1 (en) 2002-10-31 2007-05-14 주식회사 아도반테스토 Coupling unit for test apparatus
JP3896951B2 (en) 2002-11-13 2007-03-22 松下電器産業株式会社 Transmitter / receiver module for optical communication
US7084650B2 (en) 2002-12-16 2006-08-01 Formfactor, Inc. Apparatus and method for limiting over travel in a probe card assembly
US20040119172A1 (en) 2002-12-18 2004-06-24 Downey Susan H. Packaged IC using insulated wire
JP2004206914A (en) 2002-12-24 2004-07-22 Hitachi Ltd Land grid array connector and connected structure
US7388294B2 (en) 2003-01-27 2008-06-17 Micron Technology, Inc. Semiconductor components having stacked dice
JP2004259530A (en) 2003-02-25 2004-09-16 Shinko Electric Ind Co Ltd Semiconductor device with exterior contact terminal and its using method
SG137651A1 (en) 2003-03-14 2007-12-28 Micron Technology Inc Microelectronic devices and methods for packaging microelectronic devices
US7327554B2 (en) 2003-03-19 2008-02-05 Ngk Spark Plug Co., Ltd. Assembly of semiconductor device, interposer and substrate
US7040902B2 (en) 2003-03-24 2006-05-09 Che-Yu Li & Company, Llc Electrical contact
US6841883B1 (en) 2003-03-31 2005-01-11 Micron Technology, Inc. Multi-dice chip scale semiconductor components and wafer level methods of fabrication
US6758691B1 (en) 2003-04-10 2004-07-06 Hon Hai Precision Ind. Co., Ltd Land grid array connector assembly with sliding lever
US7628617B2 (en) 2003-06-11 2009-12-08 Neoconix, Inc. Structure and process for a contact grid array formed in a circuitized substrate
US7597561B2 (en) 2003-04-11 2009-10-06 Neoconix, Inc. Method and system for batch forming spring elements in three dimensions
US7758351B2 (en) 2003-04-11 2010-07-20 Neoconix, Inc. Method and system for batch manufacturing of spring elements
TW594889B (en) 2003-05-02 2004-06-21 Yu-Nung Shen Wafer level package method and chip packaged by this method
AU2003902836A0 (en) 2003-06-06 2003-06-26 M.B.T.L. Limited Environmental sensor
TWI225696B (en) 2003-06-10 2004-12-21 Advanced Semiconductor Eng Semiconductor package and method for manufacturing the same
US7070419B2 (en) 2003-06-11 2006-07-04 Neoconix Inc. Land grid array connector including heterogeneous contact elements
US6827611B1 (en) 2003-06-18 2004-12-07 Teradyne, Inc. Electrical connector with multi-beam contact
US7042080B2 (en) 2003-07-14 2006-05-09 Micron Technology, Inc. Semiconductor interconnect having compliant conductive contacts
US7537461B2 (en) 2003-07-16 2009-05-26 Gryphics, Inc. Fine pitch electrical interconnect assembly
WO2005011060A2 (en) 2003-07-16 2005-02-03 Gryphics, Inc. Electrical interconnect assembly with interlocking contact system
US7297003B2 (en) 2003-07-16 2007-11-20 Gryphics, Inc. Fine pitch electrical interconnect assembly
US6992376B2 (en) 2003-07-17 2006-01-31 Intel Corporation Electronic package having a folded package substrate
DE10337569B4 (en) 2003-08-14 2008-12-11 Infineon Technologies Ag Integrated connection arrangement and manufacturing method
US20050048680A1 (en) 2003-08-29 2005-03-03 Texas Instruments Incorporated Printing one or more electrically conductive bonding lines to provide electrical conductivity in a circuit
US7220287B1 (en) 2003-09-03 2007-05-22 Nortel Networks Limited Method for tuning an embedded capacitor in a multilayer circuit board
US7337537B1 (en) 2003-09-22 2008-03-04 Alcatel Lucent Method for forming a back-drilled plated through hole in a printed circuit board and the resulting printed circuit board
US7345350B2 (en) 2003-09-23 2008-03-18 Micron Technology, Inc. Process and integration scheme for fabricating conductive components, through-vias and semiconductor components including conductive through-wafer vias
US7009413B1 (en) 2003-10-10 2006-03-07 Qlogic Corporation System and method for testing ball grid arrays
US7030632B2 (en) 2003-10-14 2006-04-18 Micron Technology, Inc. Compliant contract structures, contactor cards and test system including same
CA2545819A1 (en) 2003-11-13 2005-06-02 Dbc, Llc Nutraceutical mangosteen tea
US7425759B1 (en) 2003-11-20 2008-09-16 Bridge Semiconductor Corporation Semiconductor chip assembly with bumped terminal and filler
DE10355296B3 (en) 2003-11-27 2005-06-09 Infineon Technologies Ag Testing device for wafer testing of digital semiconductor circuits with signal amplifiers inserted in test signal channels for eliminating signal attentuation and noise
KR20050076742A (en) 2004-01-22 2005-07-27 마츠시타 덴끼 산교 가부시키가이샤 Fabrication method for optical transmission channel board, optical transmission channel board, board with built-in optical transmission channel, fabrication method for board with built-in optical transmission channel, and data processing apparatus
US7258549B2 (en) 2004-02-20 2007-08-21 Matsushita Electric Industrial Co., Ltd. Connection member and mount assembly and production method of the same
US6971902B2 (en) 2004-03-01 2005-12-06 Tyco Electronics Corporation Self loading LGA socket connector
CN2697858Y (en) 2004-03-12 2005-05-04 富士康(昆山)电脑接插件有限公司 Electric connector
US7651382B2 (en) 2006-12-01 2010-01-26 Interconnect Portfolio Llc Electrical interconnection devices incorporating redundant contact points for reducing capacitive stubs and improved signal integrity
US7078816B2 (en) 2004-03-31 2006-07-18 Endicott Interconnect Technologies, Inc. Circuitized substrate
US7427717B2 (en) 2004-05-19 2008-09-23 Matsushita Electric Industrial Co., Ltd. Flexible printed wiring board and manufacturing method thereof
WO2005119765A2 (en) 2004-06-02 2005-12-15 Tessera, Inc. Assembly including vertical and horizontal joined circuit panels
KR100854614B1 (en) 2004-06-11 2008-08-27 이비덴 가부시키가이샤 Flexrigid circuit board and method of manufacturing the same
US7154175B2 (en) 2004-06-21 2006-12-26 Intel Corporation Ground plane for integrated circuit package
US7453157B2 (en) 2004-06-25 2008-11-18 Tessera, Inc. Microelectronic packages and methods therefor
TWI229433B (en) 2004-07-02 2005-03-11 Phoenix Prec Technology Corp Direct connection multi-chip semiconductor element structure
JP4345598B2 (en) 2004-07-15 2009-10-14 パナソニック株式会社 Circuit board connection structure and manufacturing method thereof
JP4018088B2 (en) 2004-08-02 2007-12-05 松下電器産業株式会社 Semiconductor wafer dividing method and semiconductor element manufacturing method
US7645635B2 (en) 2004-08-16 2010-01-12 Micron Technology, Inc. Frame structure and semiconductor attach process for use therewith for fabrication of image sensor packages and the like, and resulting packages
US7301105B2 (en) 2004-08-27 2007-11-27 Stablcor, Inc. Printed wiring boards possessing regions with different coefficients of thermal expansion
US7195343B2 (en) 2004-08-27 2007-03-27 Lexmark International, Inc. Low ejection energy micro-fluid ejection heads
US7838868B2 (en) 2005-01-20 2010-11-23 Nanosolar, Inc. Optoelectronic architecture having compound conducting substrate
US7371117B2 (en) 2004-09-30 2008-05-13 Amphenol Corporation High speed, high density electrical connector
US8072058B2 (en) 2004-10-25 2011-12-06 Amkor Technology, Inc. Semiconductor package having a plurality input/output members
US7771803B2 (en) 2004-10-27 2010-08-10 Palo Alto Research Center Incorporated Oblique parts or surfaces
JP4567689B2 (en) 2004-11-01 2010-10-20 三菱電機株式会社 Design support equipment for semiconductor devices
TWM275561U (en) 2004-11-26 2005-09-11 Hon Hai Prec Ind Co Ltd Electrical connector
DE102004057772B3 (en) 2004-11-30 2006-05-24 Infineon Technologies Ag Insertable calibration device for programmable tester programs transmission time point so occurrences of calibration signal edge and reference signal edge essentially coincide to compensate for signal transition time differences
US7674671B2 (en) 2004-12-13 2010-03-09 Optomec Design Company Aerodynamic jetting of aerosolized fluids for fabrication of passive structures
US20080248596A1 (en) 2007-04-04 2008-10-09 Endicott Interconnect Technologies, Inc. Method of making a circuitized substrate having at least one capacitor therein
WO2006076610A2 (en) 2005-01-14 2006-07-20 Cabot Corporation Controlling ink migration during the formation of printable electronic features
WO2006100746A1 (en) 2005-03-18 2006-09-28 Fujitsu Limited Electronic component and circuit board
KR100653251B1 (en) 2005-03-18 2006-12-01 삼성전기주식회사 Mathod for Manufacturing Wiring Board Using Ag-Pd Alloy Nanoparticles
WO2006105485A1 (en) 2005-03-31 2006-10-05 Molex Incorporated High-density, robust connector with dielectric insert
US7292055B2 (en) 2005-04-21 2007-11-06 Endicott Interconnect Technologies, Inc. Interposer for use with test apparatus
US8120173B2 (en) 2005-05-03 2012-02-21 Lockheed Martin Corporation Thin embedded active IC circuit integration techniques for flexible and rigid circuits
WO2006124597A2 (en) 2005-05-12 2006-11-23 Foster Ron B Infinitely stackable interconnect device and method
TW200641422A (en) 2005-05-30 2006-12-01 Polarlite Corp Transparent type light guiding module
US20060281303A1 (en) 2005-06-14 2006-12-14 John Trezza Tack & fuse chip bonding
US7327006B2 (en) 2005-06-23 2008-02-05 Nokia Corporation Semiconductor package
US7402515B2 (en) 2005-06-28 2008-07-22 Intel Corporation Method of forming through-silicon vias with stress buffer collars and resulting devices
JP2007053212A (en) 2005-08-17 2007-03-01 Denso Corp Circuit board manufacturing method
JP4716819B2 (en) 2005-08-22 2011-07-06 新光電気工業株式会社 Manufacturing method of interposer
US7410825B2 (en) 2005-09-15 2008-08-12 Eastman Kodak Company Metal and electronically conductive polymer transfer
US8063315B2 (en) 2005-10-06 2011-11-22 Endicott Interconnect Technologies, Inc. Circuitized substrate with conductive paste, electrical assembly including said circuitized substrate and method of making said substrate
US7527502B2 (en) 2005-11-01 2009-05-05 Che-Yu Li Electrical contact assembly and connector system
US7404250B2 (en) 2005-12-02 2008-07-29 Cisco Technology, Inc. Method for fabricating a printed circuit board having a coaxial via
JP2007172766A (en) 2005-12-22 2007-07-05 Matsushita Electric Ind Co Ltd Semiconductor leak current detector, leak current measuring method, semiconductor leak current detector with voltage trimming function, reference voltage trimming method, and semiconductor integrated circuit therefor
JP2007205960A (en) 2006-02-03 2007-08-16 Tokyo Electron Ltd Probe card and probe device
US20070201209A1 (en) 2006-02-27 2007-08-30 Francis Sally J Connection apparatus and method
DE112007000677T5 (en) 2006-03-20 2009-02-19 Gryphics, Inc., Plymouth Composite contact for fine grid electrical connection assembly
JP5114858B2 (en) 2006-03-28 2013-01-09 富士通株式会社 Multilayer wiring board and manufacturing method thereof
IL175011A (en) 2006-04-20 2011-09-27 Amitech Ltd Coreless cavity substrates for chip packaging and their fabrication
US7601009B2 (en) 2006-05-18 2009-10-13 Centipede Systems, Inc. Socket for an electronic device
US7745942B2 (en) 2006-06-21 2010-06-29 Micron Technology, Inc. Die package and probe card structures and fabrication methods
US7473577B2 (en) 2006-08-11 2009-01-06 International Business Machines Corporation Integrated chip carrier with compliant interconnect
TWI333817B (en) 2006-08-18 2010-11-21 Advanced Semiconductor Eng A substrate having blind hole and the method for forming the blind hole
US7999369B2 (en) 2006-08-29 2011-08-16 Denso Corporation Power electronic package having two substrates with multiple semiconductor chips and electronic components
US20080060838A1 (en) 2006-09-13 2008-03-13 Phoenix Precision Technology Corporation Flip chip substrate structure and the method for manufacturing the same
US7836587B2 (en) 2006-09-21 2010-11-23 Formfactor, Inc. Method of repairing a contactor apparatus
JP5003082B2 (en) 2006-09-26 2012-08-15 富士通株式会社 Interposer and manufacturing method thereof
TWI322494B (en) 2006-10-20 2010-03-21 Ind Tech Res Inst Electrical package, and contact structure and fabricating method thereof
US7595454B2 (en) 2006-11-01 2009-09-29 Endicott Interconnect Technologies, Inc. Method of making a circuitized substrate with enhanced circuitry and electrical assembly utilizing said substrate
KR100796983B1 (en) 2006-11-21 2008-01-22 삼성전기주식회사 Printed circuit board and method for manufacturing thereof
US8130005B2 (en) 2006-12-14 2012-03-06 Formfactor, Inc. Electrical guard structures for protecting a signal trace from electrical interference
US20080143367A1 (en) 2006-12-14 2008-06-19 Scott Chabineau-Lovgren Compliant electrical contact having maximized the internal spring volume
US20080156856A1 (en) 2006-12-28 2008-07-03 Blackstone International Ltd. Packaging with increased viewing area
US7538413B2 (en) 2006-12-28 2009-05-26 Micron Technology, Inc. Semiconductor components having through interconnects
US20080197867A1 (en) 2007-02-15 2008-08-21 Texas Instruments Incorporated Socket signal extender
EP1962344B1 (en) 2007-02-25 2012-03-28 Samsung Electronics Co., Ltd Electronic device packages and methods of formation
US7541288B2 (en) 2007-03-08 2009-06-02 Samsung Electronics Co., Ltd. Methods of forming integrated circuit structures using insulator deposition and insulator gap filling techniques
US8212580B2 (en) 2007-04-02 2012-07-03 Google Inc. Scalable wideband probes, fixtures, and sockets for high speed IC testing and interconnects
KR101396700B1 (en) 2007-04-03 2014-05-16 스미토모 베이클리트 컴퍼니 리미티드 Multilayered circuit board and semiconductor device
US7800916B2 (en) 2007-04-09 2010-09-21 Endicott Interconnect Technologies, Inc. Circuitized substrate with internal stacked semiconductor chips, method of making same, electrical assembly utilizing same and information handling system utilizing same
US20080290885A1 (en) 2007-05-23 2008-11-27 Texas Instruments Incorporated Probe test system and method for testing a semiconductor package
US20080309349A1 (en) 2007-06-15 2008-12-18 Computer Access Technology Corporation Flexible interposer system
CN101779342B (en) 2007-06-20 2013-09-25 莫列斯公司 Connector with bifurcated contact arms
JP2009043591A (en) 2007-08-09 2009-02-26 Yamaichi Electronics Co Ltd Ic socket
US8258624B2 (en) * 2007-08-10 2012-09-04 Intel Mobile Communications GmbH Method for fabricating a semiconductor and semiconductor package
TWI482662B (en) 2007-08-30 2015-05-01 Optomec Inc Mechanically integrated and closely coupled print head and mist source
US7710137B2 (en) 2007-09-04 2010-05-04 Globalfoundries Inc. Method and apparatus for relative testing of integrated circuit devices
US7592693B2 (en) 2007-09-06 2009-09-22 Advanced Interconnections Corporation Interconnecting electrical devices
KR100948635B1 (en) 2007-09-28 2010-03-24 삼성전기주식회사 Printed circuit board
WO2009048618A1 (en) 2007-10-11 2009-04-16 Veraconnex, Llc Probe card test apparatus and method
US7874065B2 (en) 2007-10-31 2011-01-25 Nguyen Vinh T Process for making a multilayer circuit board
US8227894B2 (en) 2007-11-21 2012-07-24 Industrial Technology Research Institute Stepwise capacitor structure and substrate employing the same
KR20090054497A (en) 2007-11-27 2009-06-01 삼성전자주식회사 Flexible printed circuit board and manufacturing method thereof
US7726984B2 (en) 2007-12-18 2010-06-01 Bumb Jr Frank E Compliant interconnect apparatus with laminate interposer structure
JP2009204329A (en) 2008-02-26 2009-09-10 Nec Electronics Corp Circuit board inspecting system and inspection method
CN101999167B (en) 2008-03-12 2013-07-17 伊文萨思公司 Support mounted electrically interconnected die assembly
US20090241332A1 (en) 2008-03-28 2009-10-01 Lauffer John M Circuitized substrate and method of making same
US8278141B2 (en) 2008-06-11 2012-10-02 Stats Chippac Ltd. Integrated circuit package system with internal stacking module
US7884461B2 (en) 2008-06-30 2011-02-08 Advanced Clip Engineering Technology Inc. System-in-package and manufacturing method of the same
JP4862017B2 (en) 2008-07-10 2012-01-25 ルネサスエレクトロニクス株式会社 Relay board, manufacturing method thereof, probe card
US8033877B2 (en) 2008-07-22 2011-10-11 Centipede Systems, Inc. Connector for microelectronic devices
KR101003678B1 (en) 2008-12-03 2010-12-23 삼성전기주식회사 wafer level package and method of manufacturing the same and method for reusing chip
US20100143194A1 (en) 2008-12-08 2010-06-10 Electronics And Telecommunications Research Institute Microfluidic device
JP4760930B2 (en) 2009-02-27 2011-08-31 株式会社デンソー IC mounting substrate, multilayer printed wiring board, and manufacturing method
US8536889B2 (en) 2009-03-10 2013-09-17 Johnstech International Corporation Electrically conductive pins for microcircuit tester
US7955088B2 (en) 2009-04-22 2011-06-07 Centipede Systems, Inc. Axially compliant microelectronic contactor
US20100300734A1 (en) 2009-05-27 2010-12-02 Raytheon Company Method and Apparatus for Building Multilayer Circuits
WO2011153298A1 (en) 2010-06-03 2011-12-08 Hsio Technologies, Llc Electrical connector insulator housing
US9276336B2 (en) 2009-05-28 2016-03-01 Hsio Technologies, Llc Metalized pad to electrical contact interface
WO2010147939A1 (en) 2009-06-17 2010-12-23 Hsio Technologies, Llc Semiconductor socket
US9536815B2 (en) 2009-05-28 2017-01-03 Hsio Technologies, Llc Semiconductor socket with direct selective metalization
WO2010138493A1 (en) 2009-05-28 2010-12-02 Hsio Technologies, Llc High performance surface mount electrical interconnect
US8789272B2 (en) 2009-06-02 2014-07-29 Hsio Technologies, Llc Method of making a compliant printed circuit peripheral lead semiconductor test socket
US8988093B2 (en) 2009-06-02 2015-03-24 Hsio Technologies, Llc Bumped semiconductor wafer or die level electrical interconnect
US8525346B2 (en) 2009-06-02 2013-09-03 Hsio Technologies, Llc Compliant conductive nano-particle electrical interconnect
US8928344B2 (en) 2009-06-02 2015-01-06 Hsio Technologies, Llc Compliant printed circuit socket diagnostic tool
US8610265B2 (en) 2009-06-02 2013-12-17 Hsio Technologies, Llc Compliant core peripheral lead semiconductor test socket
US9196980B2 (en) 2009-06-02 2015-11-24 Hsio Technologies, Llc High performance surface mount electrical interconnect with external biased normal force loading
WO2010141298A1 (en) 2009-06-02 2010-12-09 Hsio Technologies, Llc Composite polymer-metal electrical contacts
WO2010147934A1 (en) 2009-06-16 2010-12-23 Hsio Technologies, Llc Semiconductor die terminal
WO2010141296A1 (en) 2009-06-02 2010-12-09 Hsio Technologies, Llc Compliant printed circuit semiconductor package
US9136196B2 (en) 2009-06-02 2015-09-15 Hsio Technologies, Llc Compliant printed circuit wafer level semiconductor package
WO2011002709A1 (en) 2009-06-29 2011-01-06 Hsio Technologies, Llc Compliant printed circuit semiconductor tester interface
US9930775B2 (en) 2009-06-02 2018-03-27 Hsio Technologies, Llc Copper pillar full metal via electrical circuit structure
WO2010141311A1 (en) 2009-06-02 2010-12-09 Hsio Technologies, Llc Compliant printed circuit area array semiconductor device package
US8987886B2 (en) 2009-06-02 2015-03-24 Hsio Technologies, Llc Copper pillar full metal via electrical circuit structure
US8955216B2 (en) 2009-06-02 2015-02-17 Hsio Technologies, Llc Method of making a compliant printed circuit peripheral lead semiconductor package
WO2012078493A1 (en) 2010-12-06 2012-06-14 Hsio Technologies, Llc Electrical interconnect ic device socket
WO2010141316A1 (en) 2009-06-02 2010-12-09 Hsio Technologies, Llc Compliant printed circuit wafer probe diagnostic tool
WO2012074969A2 (en) 2010-12-03 2012-06-07 Hsio Technologies, Llc Electrical interconnect ic device socket
WO2014011226A1 (en) 2012-07-10 2014-01-16 Hsio Technologies, Llc Hybrid printed circuit assembly with low density main core and embedded high density circuit regions
WO2010141264A1 (en) 2009-06-03 2010-12-09 Hsio Technologies, Llc Compliant wafer level probe assembly
US9613841B2 (en) 2009-06-02 2017-04-04 Hsio Technologies, Llc Area array semiconductor device package interconnect structure with optional package-to-package or flexible circuit to package connection
US9184145B2 (en) 2009-06-02 2015-11-10 Hsio Technologies, Llc Semiconductor device package adapter
WO2013036565A1 (en) 2011-09-08 2013-03-14 Hsio Technologies, Llc Direct metalization of electrical circuit structures
WO2010141303A1 (en) 2009-06-02 2010-12-09 Hsio Technologies, Llc Resilient conductive electrical interconnect
US9414500B2 (en) 2009-06-02 2016-08-09 Hsio Technologies, Llc Compliant printed flexible circuit
US9276339B2 (en) 2009-06-02 2016-03-01 Hsio Technologies, Llc Electrical interconnect IC device socket
WO2011002712A1 (en) 2009-06-29 2011-01-06 Hsio Technologies, Llc Singulated semiconductor device separable electrical interconnect
US9232654B2 (en) 2009-06-02 2016-01-05 Hsio Technologies, Llc High performance electrical circuit structure
US9093767B2 (en) 2009-06-02 2015-07-28 Hsio Technologies, Llc High performance surface mount electrical interconnect
US9318862B2 (en) 2009-06-02 2016-04-19 Hsio Technologies, Llc Method of making an electronic interconnect
US8299494B2 (en) 2009-06-12 2012-10-30 Alpha & Omega Semiconductor, Inc. Nanotube semiconductor devices
US8981568B2 (en) 2009-06-16 2015-03-17 Hsio Technologies, Llc Simulated wirebond semiconductor package
CN103003946A (en) 2009-10-22 2013-03-27 松下电器产业株式会社 Semiconductor device and process for production thereof
US20130203273A1 (en) 2010-02-02 2013-08-08 Hsio Technologies, Llc High speed backplane connector
US8154119B2 (en) 2010-03-31 2012-04-10 Toyota Motor Engineering & Manufacturing North America, Inc. Compliant spring interposer for wafer level three dimensional (3D) integration and method of manufacturing
US9350093B2 (en) 2010-06-03 2016-05-24 Hsio Technologies, Llc Selective metalization of electrical connector or socket housing
US8758067B2 (en) 2010-06-03 2014-06-24 Hsio Technologies, Llc Selective metalization of electrical connector or socket housing
WO2014011228A1 (en) 2012-07-10 2014-01-16 Hsio Technologies, Llc High speed circuit assembly with integral terminal and mating bias loading electrical connector assembly
WO2012122142A2 (en) 2011-03-07 2012-09-13 Hsio Technologies, Llc Selective metalization of electrical connector or socket housing
WO2012125331A1 (en) 2011-03-11 2012-09-20 Hsio Technologies, Llc Copper pillar full metal via electrical circuit structure
JP2012209424A (en) 2011-03-30 2012-10-25 Tokyo Electron Ltd Method of manufacturing semiconductor device
US20120257343A1 (en) 2011-04-08 2012-10-11 Endicott Interconnect Technologies, Inc. Conductive metal micro-pillars for enhanced electrical interconnection
JP5808586B2 (en) 2011-06-21 2015-11-10 新光電気工業株式会社 Manufacturing method of interposer
US20150013901A1 (en) 2013-07-11 2015-01-15 Hsio Technologies, Llc Matrix defined electrical circuit structure
EP2954760B1 (en) 2013-07-11 2017-11-01 HSIO Technologies, LLC Fusion bonded liquid crystal polymer circuit structure

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5014159A (en) * 1982-04-19 1991-05-07 Olin Corporation Semiconductor package
US5286680A (en) * 1988-12-07 1994-02-15 Tribotech Semiconductor die packages having lead support frame
US6313528B1 (en) * 1996-12-13 2001-11-06 Tessera, Inc. Compliant multichip package
US7121839B2 (en) * 2000-01-20 2006-10-17 Gryphics, Inc. Compliant interconnect assembly
US6809414B1 (en) * 2000-10-13 2004-10-26 Bridge Semiconductor Corporation Semiconductor chip assembly with bumped conductive trace
US6744126B1 (en) * 2002-01-09 2004-06-01 Bridge Semiconductor Corporation Multichip semiconductor package device
US7538415B1 (en) * 2003-11-20 2009-05-26 Bridge Semiconductor Corporation Semiconductor chip assembly with bumped terminal, filler and insulative base
US20070148822A1 (en) * 2005-12-23 2007-06-28 Tessera, Inc. Microelectronic packages and methods therefor
US20080246136A1 (en) * 2007-03-05 2008-10-09 Tessera, Inc. Chips having rear contacts connected by through vias to front contacts

Cited By (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9276336B2 (en) 2009-05-28 2016-03-01 Hsio Technologies, Llc Metalized pad to electrical contact interface
US9660368B2 (en) 2009-05-28 2017-05-23 Hsio Technologies, Llc High performance surface mount electrical interconnect
US9536815B2 (en) 2009-05-28 2017-01-03 Hsio Technologies, Llc Semiconductor socket with direct selective metalization
US8955215B2 (en) 2009-05-28 2015-02-17 Hsio Technologies, Llc High performance surface mount electrical interconnect
US9276339B2 (en) 2009-06-02 2016-03-01 Hsio Technologies, Llc Electrical interconnect IC device socket
US10609819B2 (en) 2009-06-02 2020-03-31 Hsio Technologies, Llc Hybrid printed circuit assembly with low density main core and embedded high density circuit regions
US9930775B2 (en) 2009-06-02 2018-03-27 Hsio Technologies, Llc Copper pillar full metal via electrical circuit structure
US8988093B2 (en) 2009-06-02 2015-03-24 Hsio Technologies, Llc Bumped semiconductor wafer or die level electrical interconnect
US9699906B2 (en) 2009-06-02 2017-07-04 Hsio Technologies, Llc Hybrid printed circuit assembly with low density main core and embedded high density circuit regions
US8987886B2 (en) 2009-06-02 2015-03-24 Hsio Technologies, Llc Copper pillar full metal via electrical circuit structure
US9054097B2 (en) 2009-06-02 2015-06-09 Hsio Technologies, Llc Compliant printed circuit area array semiconductor device package
US9076884B2 (en) 2009-06-02 2015-07-07 Hsio Technologies, Llc Compliant printed circuit semiconductor package
US9318862B2 (en) 2009-06-02 2016-04-19 Hsio Technologies, Llc Method of making an electronic interconnect
US9136196B2 (en) 2009-06-02 2015-09-15 Hsio Technologies, Llc Compliant printed circuit wafer level semiconductor package
US9184527B2 (en) 2009-06-02 2015-11-10 Hsio Technologies, Llc Electrical connector insulator housing
US9184145B2 (en) 2009-06-02 2015-11-10 Hsio Technologies, Llc Semiconductor device package adapter
US9196980B2 (en) 2009-06-02 2015-11-24 Hsio Technologies, Llc High performance surface mount electrical interconnect with external biased normal force loading
US9231328B2 (en) 2009-06-02 2016-01-05 Hsio Technologies, Llc Resilient conductive electrical interconnect
US9232654B2 (en) 2009-06-02 2016-01-05 Hsio Technologies, Llc High performance electrical circuit structure
US9277654B2 (en) 2009-06-02 2016-03-01 Hsio Technologies, Llc Composite polymer-metal electrical contacts
US8912812B2 (en) 2009-06-02 2014-12-16 Hsio Technologies, Llc Compliant printed circuit wafer probe diagnostic tool
US8928344B2 (en) 2009-06-02 2015-01-06 Hsio Technologies, Llc Compliant printed circuit socket diagnostic tool
US9093767B2 (en) 2009-06-02 2015-07-28 Hsio Technologies, Llc High performance surface mount electrical interconnect
US9613841B2 (en) 2009-06-02 2017-04-04 Hsio Technologies, Llc Area array semiconductor device package interconnect structure with optional package-to-package or flexible circuit to package connection
US9603249B2 (en) 2009-06-02 2017-03-21 Hsio Technologies, Llc Direct metalization of electrical circuit structures
US9320133B2 (en) 2009-06-02 2016-04-19 Hsio Technologies, Llc Electrical interconnect IC device socket
US8955216B2 (en) 2009-06-02 2015-02-17 Hsio Technologies, Llc Method of making a compliant printed circuit peripheral lead semiconductor package
US9414500B2 (en) 2009-06-02 2016-08-09 Hsio Technologies, Llc Compliant printed flexible circuit
US8970031B2 (en) 2009-06-16 2015-03-03 Hsio Technologies, Llc Semiconductor die terminal
US8981568B2 (en) 2009-06-16 2015-03-17 Hsio Technologies, Llc Simulated wirebond semiconductor package
US9320144B2 (en) 2009-06-17 2016-04-19 Hsio Technologies, Llc Method of forming a semiconductor socket
US8984748B2 (en) 2009-06-29 2015-03-24 Hsio Technologies, Llc Singulated semiconductor device separable electrical interconnect
US8981809B2 (en) 2009-06-29 2015-03-17 Hsio Technologies, Llc Compliant printed circuit semiconductor tester interface
US10159154B2 (en) 2010-06-03 2018-12-18 Hsio Technologies, Llc Fusion bonded liquid crystal polymer circuit structure
US9350093B2 (en) 2010-06-03 2016-05-24 Hsio Technologies, Llc Selective metalization of electrical connector or socket housing
US9689897B2 (en) 2010-06-03 2017-06-27 Hsio Technologies, Llc Performance enhanced semiconductor socket
US9350124B2 (en) 2010-12-01 2016-05-24 Hsio Technologies, Llc High speed circuit assembly with integral terminal and mating bias loading electrical connector assembly
US9761520B2 (en) 2012-07-10 2017-09-12 Hsio Technologies, Llc Method of making an electrical connector having electrodeposited terminals
US10453789B2 (en) 2012-07-10 2019-10-22 Hsio Technologies, Llc Electrodeposited contact terminal for use as an electrical connector or semiconductor packaging substrate
US10506722B2 (en) 2013-07-11 2019-12-10 Hsio Technologies, Llc Fusion bonded liquid crystal polymer electrical circuit structure
US10667410B2 (en) 2013-07-11 2020-05-26 Hsio Technologies, Llc Method of making a fusion bonded circuit structure
US9755335B2 (en) 2015-03-18 2017-09-05 Hsio Technologies, Llc Low profile electrical interconnect with fusion bonded contact retention and solder wick reduction

Also Published As

Publication number Publication date
US20120043667A1 (en) 2012-02-23
US8618649B2 (en) 2013-12-31
US9076884B2 (en) 2015-07-07
US20140080258A1 (en) 2014-03-20

Similar Documents

Publication Publication Date Title
US9076884B2 (en) Compliant printed circuit semiconductor package
US9136196B2 (en) Compliant printed circuit wafer level semiconductor package
US8955216B2 (en) Method of making a compliant printed circuit peripheral lead semiconductor package
US9054097B2 (en) Compliant printed circuit area array semiconductor device package
US9613841B2 (en) Area array semiconductor device package interconnect structure with optional package-to-package or flexible circuit to package connection
US8981568B2 (en) Simulated wirebond semiconductor package
US9232654B2 (en) High performance electrical circuit structure
US8981809B2 (en) Compliant printed circuit semiconductor tester interface
US9414500B2 (en) Compliant printed flexible circuit
US8970031B2 (en) Semiconductor die terminal
US9320144B2 (en) Method of forming a semiconductor socket
US9184145B2 (en) Semiconductor device package adapter
US9277654B2 (en) Composite polymer-metal electrical contacts
US9093767B2 (en) High performance surface mount electrical interconnect
US8704377B2 (en) Compliant conductive nano-particle electrical interconnect
US9231328B2 (en) Resilient conductive electrical interconnect
US9603249B2 (en) Direct metalization of electrical circuit structures
US8987886B2 (en) Copper pillar full metal via electrical circuit structure

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10783825

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 13318263

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 10783825

Country of ref document: EP

Kind code of ref document: A1