WO2014201794A1 - Array substrate line detection device and detection method - Google Patents

Array substrate line detection device and detection method Download PDF

Info

Publication number
WO2014201794A1
WO2014201794A1 PCT/CN2013/086455 CN2013086455W WO2014201794A1 WO 2014201794 A1 WO2014201794 A1 WO 2014201794A1 CN 2013086455 W CN2013086455 W CN 2013086455W WO 2014201794 A1 WO2014201794 A1 WO 2014201794A1
Authority
WO
WIPO (PCT)
Prior art keywords
output
sensor
wiring
tested
line
Prior art date
Application number
PCT/CN2013/086455
Other languages
French (fr)
Chinese (zh)
Inventor
王洪惠
Original Assignee
京东方科技集团股份有限公司
北京京东方显示技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司, 北京京东方显示技术有限公司 filed Critical 京东方科技集团股份有限公司
Priority to US14/359,222 priority Critical patent/US9891264B2/en
Publication of WO2014201794A1 publication Critical patent/WO2014201794A1/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26Testing of individual semiconductor devices
    • G01R31/2607Circuits therefor
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/006Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays

Definitions

  • the present invention relates to the field of line detection technology, and in particular to a line detection device and a detection method suitable for an array substrate. Background technique
  • the array substrate of the thin film transistor liquid crystal display (tube: TFT-LCD) is manufactured through a complicated process, and the circuit on the substrate is easily broken and short-circuited, and the circuit breaker and short circuit on the substrate are detected and repaired to improve the yield of the product. Accelerating the detection speed of the detection device and reducing the hardware structure of the detection device can achieve the purpose of improving detection efficiency and saving cost.
  • the parallel wires generally include gate lines and data lines.
  • the line detection sensor (English name Line Detect Sensor, the tube is called LDS) performs line scan to find out the position of the whole bad line, as shown in Figure 1, taking the gate line 1 as an example, and setting the signal input end of the gate line 1
  • the voltage input terminal 2 and the input terminal sensor 3 connected to the voltage input terminal 2 are provided with an output terminal sensor 4 at the signal output end of the gate line 1, and the output terminal sensor 4 is connected to the equivalent resistor 5;
  • FIG. 2 is the LDS.
  • the equivalent circuit diagram of the detection device is the direction of the arrow in the figure is the signal transmission direction, and V in is the input voltage, V.
  • Ut is the output voltage
  • C 1 () is the capacitance of the input sensor, C 2 .
  • R 2 For the equivalent resistance of the wiring to be tested, R 2 . Is the resistance of the equivalent resistor 5.
  • the position detection sensor English name Position Detect Sensor, PDS
  • the automatic optical detector English name Auto Optical Inspection, AOI
  • the technical problem to be solved by the present invention is how to reduce the process of detecting the line of the array substrate to save cost.
  • an array substrate line detecting device which Includes:
  • An input sensor wherein the input sensor is connected to the voltage input end;
  • the voltage detector is connected in parallel with the equivalent resistor
  • At least two output sensors are respectively connected to the equivalent resistor.
  • the wiring to be tested is a gate line
  • the at least two output end sensors include a first output end sensor, a second output end sensor, and a third output end sensor, wherein the first output end sensor is disposed on the gate line
  • the signal output terminals, the second and third output terminals are respectively disposed at signal output ends of the two common electrodes adjacent to the gate lines.
  • the wire to be tested is a data line
  • the at least two output sensors include a first output sensor and a second output sensor, wherein the first output sensor is disposed at a signal output end of the data line, The two output sensors are disposed at a signal output end of the data line adjacent to the data line.
  • the present invention also provides a detection method based on the above array substrate line detecting device, which comprises the following steps:
  • the input end sensor is disposed at a signal input end of the wire to be tested, and the first output end sensor of the at least two output end sensors is disposed at a signal output end of the wire to be tested, and the remaining output end sensors are provided a signal output end of the wiring adjacent to the wiring to be tested;
  • the measured output voltage is compared with a normal output voltage value to determine the line conduction of the wiring to be tested.
  • the wiring to be tested is a gate line
  • the at least two output end sensors include a first output end sensor, a second output end sensor, and a third output end sensor, wherein the first output end sensor is disposed on the The signal output ends of the gate lines, the second and third output terminals are respectively disposed at signal output ends of the two common electrodes adjacent to the gate lines.
  • the wire to be tested is a data line
  • the at least two output sensors include a first output sensor and a second output sensor, wherein the first output sensor is disposed at a signal output end of the data line
  • the second output sensor is disposed at a signal output end of the data line adjacent to the data line.
  • the wiring to be tested has a signal output but is inconsistent with a normal value, it is determined to be A short circuit occurs in the measurement wiring, and the length of the position zero distance of the position where the short circuit occurs is calculated according to the output voltage value of the wiring to be tested measured by the voltage detector.
  • the wiring to be tested has no signal output, it is determined that the wiring to be tested is disconnected, and the input end sensor is moved toward the output end of the wiring to be tested until the output end sensor detects the signal.
  • the length of the positional deviation coordinate zero point at which the disconnection occurs is calculated according to the output voltage value of the wiring to be tested measured by the voltage detector.
  • the method further comprises the steps of: locating all the output end sensors perpendicular to the to-be-tested The length of the wiring is moved by the position of one detecting unit to measure the line conduction of the next detecting unit.
  • the array substrate line detecting device and the detecting method provided by the above technical solution can directly find the specific position coordinates when the sensor performs line scanning, and can directly find the specific position coordinates by using the PDS or the AOI, thereby reducing the number of operations. , saving inspection time, thereby saving equipment production costs.
  • FIG. 1 is a schematic diagram of a conventional LDS detecting device
  • FIG. 1 is an equivalent circuit diagram of the existing LDS detection method
  • FIG. 3 is a schematic diagram of a line detecting device under a normal circuit according to an embodiment of the present invention
  • FIG. 4 is an equivalent circuit diagram of a line detecting device under a normal circuit according to an embodiment of the present invention
  • FIG. 5 is a line according to an embodiment of the present invention. a schematic diagram of the detecting device under a short circuit
  • FIG. 6 is a schematic diagram of a line detecting device under a short circuit according to an embodiment of the present invention.
  • FIG. 7 is a schematic diagram of a line detecting device under an open circuit according to an embodiment of the present invention.
  • Figure 8 is a schematic illustration of a line detecting device under open circuit in accordance with an embodiment of the present invention.
  • an array substrate line detecting device which includes: a voltage input terminal 20; an input terminal sensor 30, which is connected to a voltage input terminal 20;
  • the resistor 50, the equivalent resistor 50 may be an equivalent resistance of a wire connected to the output sensor of the line detecting device, or may be a separately connected resistor; a voltage detector 80, the voltage detector 80 and the equivalent
  • the resistors 50 are connected in parallel for measuring the output voltage of the wiring to be tested; at least two output terminals are respectively connected to the equivalent resistor 50.
  • the input sensor 30 and the output sensor are line detection sensors.
  • the wiring to be tested in this embodiment is a gate line 10, and the at least two output terminals include a first output end sensor 41, a second output end sensor 42, and a third output end sensor 43, wherein the first output end sensor 41
  • the second output end sensor 42 and the third output end sensor 43 are respectively disposed at the signal output end of the two common electrodes 60 adjacent to the gate line 10, adjacent to the gate line 10, at the signal output end of the gate line 10.
  • the two common electrodes are: one common electrode is located on one side of the gate line 10 (as shown in FIG. 3, the upper side of the gate line 10), and the other common electrode is located on the other side of the gate line 10 (as shown in FIG. 3,
  • the lower side of the gate line 10) is specifically located on the side of the pixel region on the other side of the gate line 10 (as shown in FIG. 3, the lower side of the pixel region on the lower side of the gate line 10).
  • the gate line 10 and the common electrode adjacent to both sides of the gate line are used as a detecting unit, and each time a line detecting operation of the detecting unit is performed, when the detecting unit is completed, the moving detecting unit is integer multiples.
  • the position is detected by the line of the next detecting unit, whereby the detection position can be moved along the grid lines one by one, thereby realizing line detection for each gate line.
  • the input terminal sensor 30 is placed at the signal input end of the gate line, the voltage input terminal 20 inputs the voltage, the input terminal sensor 30 detects the input voltage signal, and transmits the voltage signal through the gate line, when the first output end sensor 41 When a normal output voltage signal is detected, it indicates that the detected gate line is normally turned on, and there is no short circuit or open circuit, as shown in FIGS. 3 and 4, at this time, the second output end sensor 42 and the third output end. Sensor 43 has no signal. When the output voltage signal detected by the first output end sensor 41 does not coincide with the normal output voltage, it indicates that the detected gate line has a short circuit phenomenon.
  • the A short circuit occurs between the common electrode 60 corresponding to the second output end sensor 42 and the gate line, as shown in FIG. 5 and FIG. 6; if the third output end sensor 43 has signal transmission, the third output end sensor 43 is illustrated. A short circuit occurs between the second output terminal sensor 42 and the third output terminal sensor 43. Therefore, a short circuit occurs between the two common electrodes and the gate line.
  • the array substrate line detecting device of this embodiment differs from the first embodiment only in that: the wire to be tested is a data line, and the at least two output sensors include a first output sensor and a second output sensor, wherein the first The output end sensor is disposed at a signal output end of the data line, and the second output end sensor is disposed at a signal output end of the data line adjacent to the data line.
  • each set of two adjacent data lines serves as a detecting unit, and each time a line detecting operation of one detecting unit is performed, when the detecting unit of the one detecting unit completes the position of the integer multiple of the moving detecting unit, the next one is performed.
  • the line detection of the detecting unit makes it possible to move the detection position along every two data lines, thereby realizing line detection for each data line.
  • the two output sensors in each detection unit are set as a first output sensor and a second output sensor.
  • the input sensor is placed at the signal input end of one of the data lines, the voltage input terminal inputs the voltage, the input terminal sensor detects the input voltage signal, and transmits the voltage signal via the data line, wherein the first output The end sensor and the input sensor are connected to the same data line.
  • the first output end sensor detects a normal output voltage signal, it indicates that the detected data line is normally turned on, and there is no short circuit or open circuit.
  • the second output The end sensor has no signal; when the output voltage signal detected by the first output sensor is inconsistent with the normal output voltage, it indicates that the detected data line is short-circuited.
  • Embodiment 3 The embodiment is based on the detection method of the array substrate line detecting device according to the first embodiment, which includes the following steps:
  • the input end sensor is disposed at a signal input end of the wiring to be tested, and the first output end sensor of the at least two output end sensors is disposed at a signal output end of the wiring to be tested, and the remaining output end sensors are provided. a signal output end of the wiring adjacent to the wiring to be tested;
  • the wiring to be tested in this embodiment is a gate line 10
  • the at least two output terminals include a first output end sensor 41, a second output end sensor 42, and a third output end sensor 43, wherein
  • the first output end sensor 41 is disposed at the signal output end of the gate line 10
  • the second output end sensor 42 and the third output end sensor 43 are respectively disposed at the signal output ends of the two common electrodes 60 adjacent to the gate lines, and the gate
  • the two common electrodes adjacent to the line are respectively: one common electrode is located on one side of the gate line 10, and the other common electrode is located on the side of the pixel area on the other side of the gate line 10.
  • the gate line 10 and the common electrode 60 adjacent to both sides of the gate line are used as a detecting unit, and each time a line detecting operation of the detecting unit is performed, when the detecting unit is completed, the moving detecting unit is integer multiples. The position is taken for line detection of the next detection unit.
  • the input sensor is placed at the signal input end of the gate line, the voltage input terminal inputs the voltage, the input terminal sensor detects the input voltage signal, and transmits the voltage signal through the gate line.
  • the first output terminal sensor detects a normal output voltage signal, it indicates that the detected gate line is normally turned on, and there is no short circuit or open circuit. At this time, the second output terminal sensor There is no signal to the third output sensor.
  • the normal output voltage signal at the signal output end of the gate line is a normal output voltage V calculated by the following formula 1 when the gate line is turned on normally,
  • the equivalent resistance value of the gate line 10 can be detected by an instrument such as a multimeter
  • R 2 is the resistance value of the equivalent resistor 50
  • is the input voltage of the voltage input terminal 20, ⁇ .
  • is the first output sensor 41
  • the angular frequency is the capacitance of the first output sensor 41.
  • the second output end sensor 42 has a signal transmission, the common electrode 60 and the gate line 10 corresponding to the second output end sensor 42 are illustrated. A short circuit occurs between the common electrode 60 and the gate line 10 corresponding to the third output end sensor 43 as shown in FIG. 5 and FIG. If both the second output terminal sensor 42 and the third output terminal sensor 43 have signals, it is indicated that a short circuit occurs between the two common electrodes and the gate line.
  • the current gate line 10 and the two common electrodes 60 adjacent thereto When one of the common electrodes is short-circuited, the length of the short-circuited position from the coordinate zero point can be obtained by the following formula 2:
  • the signal input end of the gate line 10 is the coordinate zero point, and L is the total length of the gate line 10, X! The distance from the position zero point of the position where the short circuit occurs; V in is the input voltage of the voltage input terminal 20, V. Ut is the output voltage of the gate line 10 measured by the voltage detector 80; Zj is the impedance from the position where the short circuit occurs to the output sensor (including the output sensor), and Z 2 is from the signal input terminal to the output The position of the short circuit and the impedance of the equivalent resistor 50.
  • R is an equivalent resistance value of the gate line 10 unit length, wherein
  • is the equivalent resistance value of the common electrode 60 which is short-circuited with the gate line 10.
  • R 2 is the resistance of the equivalent resistor 50
  • is the angular frequency of the first output end sensor 41, which is the capacitance of the first output end sensor 41, and coi is the output end of the signal output end of the wiring short-circuited with the wiring to be tested.
  • the angular frequency, Q is the capacitance of the output sensor of the signal output end of the wiring short-circuited with the wiring to be tested, where i is a natural number greater than 2, i is 2 or 3 in this embodiment, and ⁇ 2 is the second output
  • the angular frequency of the end sensor 42, C 2 is the capacitance of the second output sensor 42, ⁇ 3 is the angular frequency of the third output sensor 43, and C 3 is the capacitance of the third output sensor 43.
  • the f-port formula 9 is derived:
  • the signal input end of the gate line 10 is the coordinate zero point, and the x 2 is the position where the disconnection occurs.
  • the length of the zero point, L is the total length of the grid line.
  • R is an equivalent resistance value of the gate line 10 unit length, where R is.
  • V in is the voltage at the voltage input 20
  • Ut is the output voltage of the gate line measured by the voltage detector 80
  • R 2 is the resistance of the equivalent resistor 50.
  • the embodiment is a detection method of the array substrate line detecting device based on the second embodiment.
  • the fourth embodiment differs from the third embodiment only in that the wire to be tested is a data line, and correspondingly, the at least two output sensors are The first output end sensor and the second output end sensor are disposed, wherein the first output end sensor is disposed at a signal output end of the data line, and the second output end sensor is disposed at a signal output of the data line adjacent to the data line
  • the detection process and the calculation process are the same as those in the third embodiment. It is only necessary to change the gate line into one of the data lines, and the two common electrodes that are short-circuited or disconnected from the gate line become another data line.
  • each set of two adjacent data lines serves as a detecting unit, and each time a line detecting operation of one detecting unit is performed, when the detecting unit of the one detecting unit completes the position of the integer multiple of the moving detecting unit, the next one is performed.
  • Line detection of the detection unit The two output sensors in each detection unit are set as a first output sensor and a second output sensor.
  • the array substrate line detecting device and the detecting method provided by the above technical method can directly find the specific position coordinates when the sensor performs line scanning, and can directly find the specific position coordinates by using the PDS or the ⁇ , thereby reducing the process and saving.
  • the inspection time saves the production cost of the equipment.

Abstract

An array substrate line detection device and detection method, relating to the technical field of line detection. The detection method comprises: arranging an input end sensor (30) at a signal input end of a wiring to be detected, arranging one of output end sensors (40, 41, 42, 43) at a signal output end of the wiring to be detected, and arranging the remaining of the output end sensors (40, 41, 42, 43) at a signal output end of a wiring adjacent to the wiring to be detected; measuring an output voltage of the wiring to be detected through a voltage detector; and according to the measured output voltage, judging the line conduction situation of the wiring to be detected. When a sensor conducts line scanning, for short circuit or broken circuit, a specific position coordinate can be directly found without scanning by means of a PDS or an AOI, thereby reducing processes, saving detection time, and saving production costs of devices.

Description

阵列 线路检测装置及检测方法 技术领域  Array line detection device and detection method
本发明涉及线路检测技术领域, 特别是涉及一种适用于阵列基板的线路 检测装置及检测方法。 背景技术  The present invention relates to the field of line detection technology, and in particular to a line detection device and a detection method suitable for an array substrate. Background technique
薄膜晶体管液晶显示器(筒称: TFT-LCD ) 的阵列基板经过复杂的工艺 流程制造, 基板上线路容易形成断路和短路现象, 检测出基板上线路的断路 和短路并进行维修可提高产品的良率, 加快检测装置的检测速度和减少检测 装置的硬件结构都可以达到提高检测效率和节约成本的目的。  The array substrate of the thin film transistor liquid crystal display (tube: TFT-LCD) is manufactured through a complicated process, and the circuit on the substrate is easily broken and short-circuited, and the circuit breaker and short circuit on the substrate are detected and repaired to improve the yield of the product. Accelerating the detection speed of the detection device and reducing the hardware structure of the detection device can achieve the purpose of improving detection efficiency and saving cost.
TFT-LCD的阵列基板中有大量的平行配线,平行配线一般包括栅线和数 据线, 当这类平行配线由于颗粒或金属残留等原因造成断路和短路时, 现有 检测方式需要先通过线路检测传感器(英文名为 Line Detect Sensor, 筒称 LDS )进行线扫描, 找出整根不良线的发生位置, 如图 1 , 以栅线 1为例, 在 栅线 1的信号输入端设置电压输入端 2和与该电压输入端 2连接的输入端传 感器 3 , 在栅线 1的信号输出端设置输出端传感器 4, 该输出端传感器 4与等 效电阻器 5连接; 图 2为该 LDS检测装置的等效线路图, 图中的箭头方向为 信号传递方向, Vin为输入电压, V。ut为输出电压, C1()为输入端传感器的电容, C2。为输出端传感器的电容, 。为待测配线的等效电阻, R2。为等效电阻器 5 的电阻。 LDS检测之后,需要再通过位置检测传感器(英文名为 Position Detect Sensor ,筒称 PDS )或通过自动光学检测器(英文名为 Auto Optical Inspection, 筒称 AOI )对不良线进行扫描找出不良线上发生不良的具体位置坐标。 上述 现有的检测方式工序较多, 检测速度较慢, 且成本较高。 发明内容 There are a large number of parallel wires in the array substrate of the TFT-LCD. The parallel wires generally include gate lines and data lines. When such parallel wires are broken and short-circuited due to particles or metal residues, the existing detection methods need to be The line detection sensor (English name Line Detect Sensor, the tube is called LDS) performs line scan to find out the position of the whole bad line, as shown in Figure 1, taking the gate line 1 as an example, and setting the signal input end of the gate line 1 The voltage input terminal 2 and the input terminal sensor 3 connected to the voltage input terminal 2 are provided with an output terminal sensor 4 at the signal output end of the gate line 1, and the output terminal sensor 4 is connected to the equivalent resistor 5; FIG. 2 is the LDS. The equivalent circuit diagram of the detection device, the direction of the arrow in the figure is the signal transmission direction, and V in is the input voltage, V. Ut is the output voltage, C 1 () is the capacitance of the input sensor, C 2 . For the capacitance of the output sensor, . For the equivalent resistance of the wiring to be tested, R 2 . Is the resistance of the equivalent resistor 5. After the LDS is detected, the position detection sensor (English name Position Detect Sensor, PDS) or the automatic optical detector (English name Auto Optical Inspection, AOI) is used to scan the defective line to find the defective line. Bad specific location coordinates. The above-mentioned conventional detection methods have many processes, the detection speed is slow, and the cost is high. Summary of the invention
(一)要解决的技术问题  (1) Technical problems to be solved
本发明要解决的技术问题是如何减少阵列基板线路检测的工序, 以节约 成本。  The technical problem to be solved by the present invention is how to reduce the process of detecting the line of the array substrate to save cost.
(二)技术方案  (2) Technical plan
为了解决上述技术问题, 本发明提供的一种阵列基板线路检测装置, 其 包括: In order to solve the above technical problem, the present invention provides an array substrate line detecting device, which Includes:
电压输入端;  Voltage input terminal;
输入端传感器, 所述输入端传感器与所述电压输入端连接;  An input sensor, wherein the input sensor is connected to the voltage input end;
等效电阻器;  Equivalent resistor
电压检测仪, 所述电压检测仪与所述等效电阻器并联;  a voltage detector, the voltage detector is connected in parallel with the equivalent resistor;
至少两个输出端传感器, 分别与所述等效电阻器连接。  At least two output sensors are respectively connected to the equivalent resistor.
进一步地, 待测配线为栅线, 所述至少两个输出端传感器包括第一输出 端传感器、 第二输出端传感器和第三输出端传感器, 其中第一输出端传感器 设于所述栅线的信号输出端, 第二和第三输出端传感器分别设于与所述栅线 相邻的两个公共电极的信号输出端。  Further, the wiring to be tested is a gate line, and the at least two output end sensors include a first output end sensor, a second output end sensor, and a third output end sensor, wherein the first output end sensor is disposed on the gate line The signal output terminals, the second and third output terminals are respectively disposed at signal output ends of the two common electrodes adjacent to the gate lines.
进一步地, 待测配线为数据线, 所述至少两个输出端传感器包括第一输 出端传感器和第二输出端传感器, 其中第一输出端传感器设于所述数据线的 信号输出端, 第二输出端传感器设于与所述数据线相邻的数据线的信号输出 端。  Further, the wire to be tested is a data line, and the at least two output sensors include a first output sensor and a second output sensor, wherein the first output sensor is disposed at a signal output end of the data line, The two output sensors are disposed at a signal output end of the data line adjacent to the data line.
本发明还提供一种基于上述的阵列基板线路检测装置的检测方法, 其包 括以下步骤:  The present invention also provides a detection method based on the above array substrate line detecting device, which comprises the following steps:
将所述输入端传感器设于待测配线的信号输入端, 将所述至少两个输出 端传感器中的第一输出端传感器设于待测配线的信号输出端, 其余的输出端 传感器设于与待测配线相邻的配线的信号输出端;  The input end sensor is disposed at a signal input end of the wire to be tested, and the first output end sensor of the at least two output end sensors is disposed at a signal output end of the wire to be tested, and the remaining output end sensors are provided a signal output end of the wiring adjacent to the wiring to be tested;
通过电压检测仪测量所述待测配线的输出电压;  Measuring an output voltage of the wiring to be tested by a voltage detector;
将所测得输出电压与正常的输出电压值进行对比, 来判断所述待测配线 的线路导通情况。  The measured output voltage is compared with a normal output voltage value to determine the line conduction of the wiring to be tested.
进一步地, 所述待测配线为栅线, 所述至少两个输出端传感器包括第一 输出端传感器、 第二输出端传感器和第三输出端传感器, 其中第一输出端传 感器设于所述栅线的信号输出端, 第二和第三输出端传感器分别设于与所述 栅线相邻的两个公共电极的信号输出端。  Further, the wiring to be tested is a gate line, and the at least two output end sensors include a first output end sensor, a second output end sensor, and a third output end sensor, wherein the first output end sensor is disposed on the The signal output ends of the gate lines, the second and third output terminals are respectively disposed at signal output ends of the two common electrodes adjacent to the gate lines.
进一步地, 所述待测配线为数据线, 所述至少两个输出端传感器包括第 一输出端传感器和第二输出端传感器, 其中第一输出端传感器设于所述数据 线的信号输出端, 第二输出端传感器设于与所述数据线相邻的数据线的信号 输出端。  Further, the wire to be tested is a data line, and the at least two output sensors include a first output sensor and a second output sensor, wherein the first output sensor is disposed at a signal output end of the data line The second output sensor is disposed at a signal output end of the data line adjacent to the data line.
进一步地, 当所述待测配线有信号输出但与正常值不一致时, 则判断待 测配线发生短路, 根据所述电压检测仪所测量出待测配线的输出电压值计算 出发生短路的位置距离坐标零点的长度。 Further, when the wiring to be tested has a signal output but is inconsistent with a normal value, it is determined to be A short circuit occurs in the measurement wiring, and the length of the position zero distance of the position where the short circuit occurs is calculated according to the output voltage value of the wiring to be tested measured by the voltage detector.
进一步地, 当所述待测配线没有信号输出时, 则判断待测配线发生断路, 将所述输入端传感器向所述待测配线的输出端方向移动直到输出端传感器检 测到信号。  Further, when the wiring to be tested has no signal output, it is determined that the wiring to be tested is disconnected, and the input end sensor is moved toward the output end of the wiring to be tested until the output end sensor detects the signal.
进一步地, 当所述输入端传感器移动到输出端传感器检测到信号时, 根 据所述电压检测仪所测量出待测配线的输出电压值计算出发生断路的位置距 离坐标零点的长度。  Further, when the input end sensor moves to the output end sensor to detect a signal, the length of the positional deviation coordinate zero point at which the disconnection occurs is calculated according to the output voltage value of the wiring to be tested measured by the voltage detector.
进一步地, 在完成根据所测得的所述待测配线的输出电压来判断所述待 测配线的线路导通情况的步骤之后还包括以下步骤: 将全部的输出端传感器 垂直于待测配线的长度方向移动一个检测单元的位置, 以测量下一个检测单 元的线路导通情况。  Further, after the step of determining the line conduction condition of the to-be-tested wiring according to the measured output voltage of the to-be-measured wiring, the method further comprises the steps of: locating all the output end sensors perpendicular to the to-be-tested The length of the wiring is moved by the position of one detecting unit to measure the line conduction of the next detecting unit.
(三)有益效果  (3) Beneficial effects
上述技术方案所提供的一种阵列基板线路检测装置及检测方法, 在传感 器进行线路扫描时, 对于短路或断路不良就可以直接找到具体位置坐标, 不 需要通过 PDS或 AOI进行扫描, 从而减少了工序, 节省检测时间, 从而节约 设备的生产成本。 附图说明  The array substrate line detecting device and the detecting method provided by the above technical solution can directly find the specific position coordinates when the sensor performs line scanning, and can directly find the specific position coordinates by using the PDS or the AOI, thereby reducing the number of operations. , saving inspection time, thereby saving equipment production costs. DRAWINGS
图 1是现有 LDS检测装置示意图;  1 is a schematic diagram of a conventional LDS detecting device;
图 2是现有 LDS检测方式的等效线路图;  Figure 2 is an equivalent circuit diagram of the existing LDS detection method;
图 3是根据本发明实施例的线路检测装置在正常回路下的示意图; 图 4是根据本发明实施例的线路检测装置在正常回路下的等效电路图; 图 5是根据本发明实施例的线路检测装置在短路下的示意图;  3 is a schematic diagram of a line detecting device under a normal circuit according to an embodiment of the present invention; FIG. 4 is an equivalent circuit diagram of a line detecting device under a normal circuit according to an embodiment of the present invention; FIG. 5 is a line according to an embodiment of the present invention. a schematic diagram of the detecting device under a short circuit;
图 6是根据本发明实施例的线路检测装置在短路下的示意图;  6 is a schematic diagram of a line detecting device under a short circuit according to an embodiment of the present invention;
图 7是根据本发明实施例的线路检测装置在断路下的示意图;  7 is a schematic diagram of a line detecting device under an open circuit according to an embodiment of the present invention;
图 8是根据本发明实施例的线路检测装置在断路下的示意图。  Figure 8 is a schematic illustration of a line detecting device under open circuit in accordance with an embodiment of the present invention.
其中, 1、 栅线; 2、 电压输入端; 3、 输入端传感器; 4、 输出端传感器; 5、 等效电阻器; 6、 公共电极; 7、 像素区域; 10、 栅线; 20、 电压输入端; 30、 输入端传感器; 41、 第一输出端传感器; 42、 第二输出端传感器; 43、 第三输出端传感器; 50、 等效电阻器; 60、 公共电极; 70、 像素区域; 80、 电压检测仪。 具体实施方式 Among them, 1, the gate line; 2, the voltage input terminal; 3, the input sensor; 4, the output sensor; 5, the equivalent resistor; 6, the common electrode; 7, the pixel area; 10, the gate line; 20, the voltage Input; 30, input sensor; 41, first output sensor; 42, second output sensor; 43, third output sensor; 50, equivalent resistor; 60, common electrode; 70, pixel area; 80. Voltage detector. detailed description
下面结合附图和实施例, 对本发明的具体实施方式作进一步详细描述。 以下实施例用于说明本发明, 但不用来限制本发明的范围。 实施例一  The specific embodiments of the present invention are further described in detail below with reference to the drawings and embodiments. The following examples are intended to illustrate the invention but are not intended to limit the scope of the invention. Embodiment 1
如图 3所示, 示出了根据本发明实施例的一种阵列基板线路检测装置, 其包括: 电压输入端 20; 输入端传感器 30, 该输入端传感器 30与电压输入 端 20连接; 等效电阻器 50, 该等效电阻器 50可以为该线路检测装置上连接 输出端传感器的导线的等效电阻、 或者可以为单独串接的电阻; 电压检测仪 80, 该电压检测仪 80与等效电阻器 50并联, 用于测量待测配线的输出电压; 至少两个输出端传感器, 分别与等效电阻器 50连接。 其中, 输入端传感器 30和输出端传感器均为线路检测传感器。  As shown in FIG. 3, an array substrate line detecting device according to an embodiment of the present invention is shown, which includes: a voltage input terminal 20; an input terminal sensor 30, which is connected to a voltage input terminal 20; The resistor 50, the equivalent resistor 50 may be an equivalent resistance of a wire connected to the output sensor of the line detecting device, or may be a separately connected resistor; a voltage detector 80, the voltage detector 80 and the equivalent The resistors 50 are connected in parallel for measuring the output voltage of the wiring to be tested; at least two output terminals are respectively connected to the equivalent resistor 50. Among them, the input sensor 30 and the output sensor are line detection sensors.
本实施例的待测配线为栅线 10, 所述至少两个输出端传感器包括第一输 出端传感器 41、 第二输出端传感器 42和第三输出端传感器 43 , 其中第一输 出端传感器 41设于栅线 10的信号输出端,第二输出端传感器 42和第三输出 端传感器 43分别设于与栅线 10相邻的两个公共电极 60的信号输出端,与栅 线 10相邻的两个公共电极分别为: 一个公共电极位于栅线 10的一侧 (如图 3所示,栅线 10上侧 ), 另一个公共电极位于栅线 10的另一侧(如图 3所示, 栅线 10下侧), 具体地位于栅线 10另一侧的像素区域一侧(如图 3所示, 栅 线 10下侧的像素区域下侧)。  The wiring to be tested in this embodiment is a gate line 10, and the at least two output terminals include a first output end sensor 41, a second output end sensor 42, and a third output end sensor 43, wherein the first output end sensor 41 The second output end sensor 42 and the third output end sensor 43 are respectively disposed at the signal output end of the two common electrodes 60 adjacent to the gate line 10, adjacent to the gate line 10, at the signal output end of the gate line 10. The two common electrodes are: one common electrode is located on one side of the gate line 10 (as shown in FIG. 3, the upper side of the gate line 10), and the other common electrode is located on the other side of the gate line 10 (as shown in FIG. 3, The lower side of the gate line 10) is specifically located on the side of the pixel region on the other side of the gate line 10 (as shown in FIG. 3, the lower side of the pixel region on the lower side of the gate line 10).
本实施例中将栅线 10以及位于该栅线两侧相邻的公共电极作为一个检 测单元, 每一次进行一个检测单元的线路检测作业, 当这一个检测单元检测 完成后移动检测单元的整数倍的位置进行下一个检测单元的线路检测, 由此 可以沿着逐条栅线地移动检测位置, 从而实现每条栅线的线路检测。  In this embodiment, the gate line 10 and the common electrode adjacent to both sides of the gate line are used as a detecting unit, and each time a line detecting operation of the detecting unit is performed, when the detecting unit is completed, the moving detecting unit is integer multiples. The position is detected by the line of the next detecting unit, whereby the detection position can be moved along the grid lines one by one, thereby realizing line detection for each gate line.
检测过程中, 将输入端传感器 30置于栅线的信号输入端, 电压输入端 20输入电压, 输入端传感器 30检测到输入电压信号, 并经栅线传送该电压 信号, 当第一输出端传感器 41检测到正常的输出电压信号时, 则说明所检测 的栅线导通情况正常, 无短路或断路现象, 如图 3和 4所示, 此时, 第二输 出端传感器 42和第三输出端传感器 43均无信号。 当第一输出端传感器 41检测到的输出电压信号与正常的输出电压不一 致时, 则说明所检测的栅线发生了短路现象, 此时, 若第二输出端传感器 42 有信号传递, 则说明该第二输出端传感器 42所对应的公共电极 60与栅线之 间发生了短路, 如图 5和图 6所示; 若第三输出端传感器 43有信号传递, 则 说明该第三输出端传感器 43与栅线之间发生了短路; 若第二输出端传感器 42和第三输出端传感器 43均有信号, 则说明该两个公共电极与栅线之间均 发生了短路现象。 During the detection process, the input terminal sensor 30 is placed at the signal input end of the gate line, the voltage input terminal 20 inputs the voltage, the input terminal sensor 30 detects the input voltage signal, and transmits the voltage signal through the gate line, when the first output end sensor 41 When a normal output voltage signal is detected, it indicates that the detected gate line is normally turned on, and there is no short circuit or open circuit, as shown in FIGS. 3 and 4, at this time, the second output end sensor 42 and the third output end. Sensor 43 has no signal. When the output voltage signal detected by the first output end sensor 41 does not coincide with the normal output voltage, it indicates that the detected gate line has a short circuit phenomenon. At this time, if the second output end sensor 42 has a signal transmission, the A short circuit occurs between the common electrode 60 corresponding to the second output end sensor 42 and the gate line, as shown in FIG. 5 and FIG. 6; if the third output end sensor 43 has signal transmission, the third output end sensor 43 is illustrated. A short circuit occurs between the second output terminal sensor 42 and the third output terminal sensor 43. Therefore, a short circuit occurs between the two common electrodes and the gate line.
当第一输出端传感器 41没有接收到信号时,则说明栅线 10发生了断路。 实施例二  When the first output terminal sensor 41 does not receive a signal, it indicates that the gate line 10 is broken. Embodiment 2
本实施例的阵列基板线路检测装置与实施例一的区别仅在于: 待测配线 为数据线, 所述至少两个输出端传感器包括第一输出端传感器和第二输出端 传感器, 其中第一输出端传感器设于所述数据线的信号输出端, 第二输出端 传感器设于与所述数据线相邻的数据线的信号输出端。  The array substrate line detecting device of this embodiment differs from the first embodiment only in that: the wire to be tested is a data line, and the at least two output sensors include a first output sensor and a second output sensor, wherein the first The output end sensor is disposed at a signal output end of the data line, and the second output end sensor is disposed at a signal output end of the data line adjacent to the data line.
本实施例中, 每一组相邻的两根数据线作为一个检测单元, 每一次进行 一个检测单元的线路检测作业, 当这一个检测单元检测完成后移动检测单元 的整数倍的位置进行下一个检测单元的线路检测, 由此可以沿着每两根数据 线地移动检测位置, 从而实现每根数据线的线路检测。 每一检测单元中的两 个输出端传感器设为第一输出端传感器和第二输出端传感器。  In this embodiment, each set of two adjacent data lines serves as a detecting unit, and each time a line detecting operation of one detecting unit is performed, when the detecting unit of the one detecting unit completes the position of the integer multiple of the moving detecting unit, the next one is performed. The line detection of the detecting unit makes it possible to move the detection position along every two data lines, thereby realizing line detection for each data line. The two output sensors in each detection unit are set as a first output sensor and a second output sensor.
检测过程中, 将输入端传感器置于其中一根数据线的信号输入端, 电压 输入端输入电压, 输入端传感器检测到输入电压信号, 并经该数据线传送该 电压信号, 其中, 第一输出端传感器与输入传感器连接同一根数据线, 当第 一输出端传感器检测到正常的输出电压信号时, 则说明所检测的数据线导通 情况正常, 无短路或断路现象, 此时, 第二输出端传感器均无信号; 当第一 输出端传感器检测到的输出电压信号与正常的输出电压不一致时, 则说明所 检测的数据线发生了短路现象, 此时, 若第二输出端传感器有信号传递, 则 说明所检测的数据线与所述第二输出端传感器所对应的数据线发生了短路现 象; 当第一输出端传感器没有接收到信号, 则说明与第一输出端传感器相对 应的数据线发生了断路。 实施例三 本实施例是基于上述的实施例一的阵列基板线路检测装置的检测方法, 其包括以下步骤: During the detection process, the input sensor is placed at the signal input end of one of the data lines, the voltage input terminal inputs the voltage, the input terminal sensor detects the input voltage signal, and transmits the voltage signal via the data line, wherein the first output The end sensor and the input sensor are connected to the same data line. When the first output end sensor detects a normal output voltage signal, it indicates that the detected data line is normally turned on, and there is no short circuit or open circuit. At this time, the second output The end sensor has no signal; when the output voltage signal detected by the first output sensor is inconsistent with the normal output voltage, it indicates that the detected data line is short-circuited. At this time, if the second output sensor has signal transmission , indicating that the detected data line is short-circuited with the data line corresponding to the second output end sensor; when the first output end sensor does not receive the signal, the data line corresponding to the first output end sensor is indicated An open circuit has occurred. Embodiment 3 The embodiment is based on the detection method of the array substrate line detecting device according to the first embodiment, which includes the following steps:
51、 将输入端传感器设于待测配线的信号输入端, 将所述至少两个输出 端传感器中的第一输出端传感器设于待测配线的信号输出端, 其余的输出端 传感器设于与待测配线相邻的配线的信号输出端;  51. The input end sensor is disposed at a signal input end of the wiring to be tested, and the first output end sensor of the at least two output end sensors is disposed at a signal output end of the wiring to be tested, and the remaining output end sensors are provided. a signal output end of the wiring adjacent to the wiring to be tested;
52、 通过电压检测仪测量所述待测配线的输出电压;  52. Measure the output voltage of the wire to be tested by using a voltage detector;
53、 根据所测得输出电压来判断待测配线的线路导通情况;  53. Determine, according to the measured output voltage, a line conduction condition of the wiring to be tested;
54、 将全部的输出端传感器垂直于待测配线的长度方向移动一个检测单 元的位置, 以测量下一个检测单元的线路导通情况。  54. Move all the output sensors perpendicular to the length of the wire to be tested to move the position of one detecting unit to measure the line conduction of the next detecting unit.
如图 3所示, 本实施例的待测配线为栅线 10, 所述至少两个输出端传感 器包括第一输出端传感器 41、第二输出端传感器 42和第三输出端传感器 43 , 其中第一输出端传感器 41设于栅线 10的信号输出端, 第二输出端传感器 42 和第三输出端传感器 43分别设于与栅线相邻的两个公共电极 60的信号输出 端, 与栅线相邻的两个公共电极分别为: 一个公共电极位于栅线 10的一侧, 另一个公共电极位于栅线 10的另一侧的像素区域一侧。  As shown in FIG. 3, the wiring to be tested in this embodiment is a gate line 10, and the at least two output terminals include a first output end sensor 41, a second output end sensor 42, and a third output end sensor 43, wherein The first output end sensor 41 is disposed at the signal output end of the gate line 10, and the second output end sensor 42 and the third output end sensor 43 are respectively disposed at the signal output ends of the two common electrodes 60 adjacent to the gate lines, and the gate The two common electrodes adjacent to the line are respectively: one common electrode is located on one side of the gate line 10, and the other common electrode is located on the side of the pixel area on the other side of the gate line 10.
本实施例将栅线 10以及位于该栅线两侧相邻的公共电极 60作为一个检 测单元, 每一次进行一个检测单元的线路检测作业, 当这一个检测单元检测 完成后移动检测单元的整数倍的位置进行下一个检测单元的线路检测。  In this embodiment, the gate line 10 and the common electrode 60 adjacent to both sides of the gate line are used as a detecting unit, and each time a line detecting operation of the detecting unit is performed, when the detecting unit is completed, the moving detecting unit is integer multiples. The position is taken for line detection of the next detection unit.
检测过程中, 将输入端传感器置于栅线的信号输入端, 电压输入端输入 电压, 输入端传感器检测到输入电压信号, 并经栅线传送该电压信号。  During the detection process, the input sensor is placed at the signal input end of the gate line, the voltage input terminal inputs the voltage, the input terminal sensor detects the input voltage signal, and transmits the voltage signal through the gate line.
如图 3和图 4所示,当第一输出端传感器检测到正常的输出电压信号时, 则说明所检测的栅线导通情况正常, 无短路或断路现象, 此时, 第二输出端 传感器和第三输出端传感器均无信号。 所述栅线的信号输出端的正常的输出 电压信号为栅线导通情况正常时, 通过下述公式 1计算出来的正常输出电压 V,
Figure imgf000008_0001
As shown in FIG. 3 and FIG. 4, when the first output terminal sensor detects a normal output voltage signal, it indicates that the detected gate line is normally turned on, and there is no short circuit or open circuit. At this time, the second output terminal sensor There is no signal to the third output sensor. The normal output voltage signal at the signal output end of the gate line is a normal output voltage V calculated by the following formula 1 when the gate line is turned on normally,
Figure imgf000008_0001
其中, 为栅线 10的等效电阻值, 可通过万用表等仪器检测得到, R2 为等效电阻器 50的阻值, ν 为电压输入端 20的输入电压, ω。为输入端传感 器 30的角频率, C。为输入端传感器 30的电容, ωι为第一输出端传感器 41 的角频率, 为第一输出端传感器 41的电容。 Wherein, the equivalent resistance value of the gate line 10 can be detected by an instrument such as a multimeter, R 2 is the resistance value of the equivalent resistor 50, and ν is the input voltage of the voltage input terminal 20, ω. For the angular frequency of the input sensor 30, C. For the capacitance of the input sensor 30, ωι is the first output sensor 41 The angular frequency is the capacitance of the first output sensor 41.
当通过电压检测仪 80测量的第一输出端传感器 41检测到的输出电压信 号 V。ut与正常的输出电压 V。ut'不一致时, 则说明所检测的栅线发生了短路现 象, 此时, 若第二输出端传感器 42有信号传递, 则说明该第二输出端传感器 42所对应的公共电极 60与栅线 10之间发生了短路, 如图 5和图 6所示; 若 第三输出端传感器 43有信号传递, 则说明该第三输出端传感器 43所对应的 公共电极 60与栅线 10之间发生了短路;若第二输出端传感器 42和第三输出 端传感器 43均有信号, 则说明该两个公共电极与栅线之间均发生了短路现 当栅线 10与其相邻的两个公共电极 60中的其中一个公共电极发生短路 时, 其发生短路的位置距离坐标零点的长度 可通过以下公式 2求出: The output voltage signal V detected by the first output terminal sensor 41 measured by the voltage detector 80. Ut with normal output voltage V. When ut 'inconsistent, it indicates that the detected gate line has a short circuit. At this time, if the second output end sensor 42 has a signal transmission, the common electrode 60 and the gate line 10 corresponding to the second output end sensor 42 are illustrated. A short circuit occurs between the common electrode 60 and the gate line 10 corresponding to the third output end sensor 43 as shown in FIG. 5 and FIG. If both the second output terminal sensor 42 and the third output terminal sensor 43 have signals, it is indicated that a short circuit occurs between the two common electrodes and the gate line. The current gate line 10 and the two common electrodes 60 adjacent thereto When one of the common electrodes is short-circuited, the length of the short-circuited position from the coordinate zero point can be obtained by the following formula 2:
Figure imgf000009_0001
Figure imgf000009_0001
( 2 )  ( 2 )
Figure imgf000009_0002
Figure imgf000009_0002
R^V  R^V
V out  V out
( 6 )  (6)
其中, 以栅线 10的信号输入端为坐标零点, L为栅线 10的总长度, X! 为发生短路的位置距离坐标零点的长度; Vin为电压输入端 20的输入电压, V。ut为通过电压检测仪 80测量出的栅线 10的输出电压; Zj为从发生短路的 位置到输出端传感器(包括输出端传感器) 的阻抗, Z2为从信号输入端到发 生短路的位置以及等效电阻器 50的阻抗。 Wherein, the signal input end of the gate line 10 is the coordinate zero point, and L is the total length of the gate line 10, X! The distance from the position zero point of the position where the short circuit occurs; V in is the input voltage of the voltage input terminal 20, V. Ut is the output voltage of the gate line 10 measured by the voltage detector 80; Zj is the impedance from the position where the short circuit occurs to the output sensor (including the output sensor), and Z 2 is from the signal input terminal to the output The position of the short circuit and the impedance of the equivalent resistor 50.
R为栅线 10单位长度的等效电阻值, 其中,  R is an equivalent resistance value of the gate line 10 unit length, wherein
R ,  R,
L  L
为栅线 10的等效电阻值。  It is the equivalent resistance value of the gate line 10.
r为与栅线 10发生短路的公共电极 60单位长度的等效电阻值, r =―  r is the common resistance value of the common electrode 60 short-circuited to the gate line 10, r = ―
L ,  L,
^为与栅线 10发生短路的公共电极 60的等效电阻值。  ^ is the equivalent resistance value of the common electrode 60 which is short-circuited with the gate line 10.
R2为等效电阻器 50的阻值; R 2 is the resistance of the equivalent resistor 50;
ω。为输入端传感器 30的角频率, C。为输入端传感器 30的电容, ωι为第 一输出端传感器 41的角频率, 为第一输出端传感器 41的电容, coi为与待 测配线发生短路的配线的信号输出端的输出端传感器的角频率, Q为与待测 配线发生短路的配线的信号输出端的输出端传感器的电容, 其中, i为大于 2 的自然数, 本实施例中 i为 2或 3 , ω2为第二输出端传感器 42的角频率, C2 为第二输出端传感器 42的电容, ω3为第三输出端传感器 43的角频率, C3为 第三输出端传感器 43的电容。 ω. For the angular frequency of the input sensor 30, C. For the capacitance of the input terminal sensor 30, ωι is the angular frequency of the first output end sensor 41, which is the capacitance of the first output end sensor 41, and coi is the output end of the signal output end of the wiring short-circuited with the wiring to be tested. The angular frequency, Q is the capacitance of the output sensor of the signal output end of the wiring short-circuited with the wiring to be tested, where i is a natural number greater than 2, i is 2 or 3 in this embodiment, and ω 2 is the second output The angular frequency of the end sensor 42, C 2 is the capacitance of the second output sensor 42, ω 3 is the angular frequency of the third output sensor 43, and C 3 is the capacitance of the third output sensor 43.
如图 7和图 8所示, 当电压检测仪 80没有检测到栅线的输出信号时,可 以认定栅线发生断路, 第一输出端传感器 41没有接收到信号, 此时, 将输入 端传感器 30向栅线 10的输出端方向移动直到第一输出端传感器 41检测到信 号, 电压检测仪 80可以检测到信号, 该栅线 10发生断路的的位置距离坐标 零点的长度 x2可通过以下公式 7求出:
Figure imgf000010_0001
As shown in FIG. 7 and FIG. 8, when the voltage detector 80 does not detect the output signal of the gate line, it can be determined that the gate line is broken, and the first output terminal sensor 41 does not receive the signal. At this time, the input terminal sensor 30 is Moving to the output end of the gate line 10 until the first output end sensor 41 detects a signal, the voltage detector 80 can detect a signal, and the position of the broken line of the gate line 10 from the coordinate zero point x 2 can be obtained by the following formula 7 Find:
Figure imgf000010_0001
f口公式 9推导出:  The f-port formula 9 is derived:
Figure imgf000010_0002
Figure imgf000010_0002
其中, 以栅线 10的信号输入端为坐标零点, x2为发生断路的位置距离坐 标零点的长度, L为栅线总长度。 Wherein, the signal input end of the gate line 10 is the coordinate zero point, and the x 2 is the position where the disconnection occurs. The length of the zero point, L is the total length of the grid line.
R为栅线 10单位长度的等效电阻值, 其中, R 。  R is an equivalent resistance value of the gate line 10 unit length, where R is.
L  L
Vin为电压输入端 20的电压, V。ut为通过电压检测仪 80测量出栅线的输 出电压, R2为等效电阻器 50的阻值。 V in is the voltage at the voltage input 20, V. Ut is the output voltage of the gate line measured by the voltage detector 80, and R 2 is the resistance of the equivalent resistor 50.
ω。为输入端传感器 30的角频率, C。为输入端传感器 30的电容, ωι为第 一输出端传感器 41的角频率, 为第一输出端传感器 41的电容。 实施例四 ω. For the angular frequency of the input sensor 30, C. For the capacitance of the input sensor 30, ωι is the angular frequency of the first output sensor 41, which is the capacitance of the first output sensor 41. Embodiment 4
本实施例为基于上述实施例二的阵列基板线路检测装置的检测方法, 该 实施例四与实施例三的区别仅在于待测配线为数据线, 相应地, 所述至少两 个输出端传感器包括第一输出端传感器和第二输出端传感器, 其中第一输出 端传感器设于所述数据线的信号输出端, 第二输出端传感器设于与所述数据 线相邻的数据线的信号输出端, 其检测过程和计算过程与实施例三一致, 只 需要把栅线变为其中一根数据线, 与栅线发生短路或断路的两个公共电极变 为另一 ^数据线即可。  The embodiment is a detection method of the array substrate line detecting device based on the second embodiment. The fourth embodiment differs from the third embodiment only in that the wire to be tested is a data line, and correspondingly, the at least two output sensors are The first output end sensor and the second output end sensor are disposed, wherein the first output end sensor is disposed at a signal output end of the data line, and the second output end sensor is disposed at a signal output of the data line adjacent to the data line In the end, the detection process and the calculation process are the same as those in the third embodiment. It is only necessary to change the gate line into one of the data lines, and the two common electrodes that are short-circuited or disconnected from the gate line become another data line.
本实施例中, 每一组相邻的两根数据线作为一个检测单元, 每一次进行 一个检测单元的线路检测作业, 当这一个检测单元检测完成后移动检测单元 的整数倍的位置进行下一个检测单元的线路检测。 每一检测单元中的两个输 出端传感器设为第一输出端传感器和第二输出端传感器。  In this embodiment, each set of two adjacent data lines serves as a detecting unit, and each time a line detecting operation of one detecting unit is performed, when the detecting unit of the one detecting unit completes the position of the integer multiple of the moving detecting unit, the next one is performed. Line detection of the detection unit. The two output sensors in each detection unit are set as a first output sensor and a second output sensor.
上述技术方法所提供的阵列基板线路检测装置及检测方法, 在传感器进 行线路扫描时, 对于短路或断路不良就可以直接找到具体位置坐标, 不需要 通过 PDS或 ΑΟΙ进行扫描, 从而减少了工序, 节省检测时间, 从而节约设备 的生产成本。  The array substrate line detecting device and the detecting method provided by the above technical method can directly find the specific position coordinates when the sensor performs line scanning, and can directly find the specific position coordinates by using the PDS or the ΑΟΙ, thereby reducing the process and saving. The inspection time saves the production cost of the equipment.
以上所述仅是本发明的优选实施方式, 应当指出, 对于本技术领域的普 通技术人员来说, 在不脱离本发明技术原理的前提下, 还可以做出若干改进 和替换, 这些改进和替换也应视为本发明的保护范围。  The above description is only a preferred embodiment of the present invention, and it should be noted that those skilled in the art can make several improvements and substitutions without departing from the technical principles of the present invention. It should also be considered as the scope of protection of the present invention.

Claims

权 利 要 求 书 claims
1、 一种阵列基板线路检测装置, 包括: 1. An array substrate circuit detection device, including:
电压输入端; voltage input terminal;
输入端传感器, 所述输入端传感器与所述电压输入端连接; An input sensor, the input sensor is connected to the voltage input terminal;
等效电阻器; equivalent resistor;
电压检测仪, 所述电压检测仪与所述等效电阻器并联; A voltage detector, the voltage detector is connected in parallel with the equivalent resistor;
至少两个输出端传感器, 分别与所述等效电阻器连接。 At least two output sensors are respectively connected to the equivalent resistors.
2、如权利要求 1所述的阵列基板线路检测装置,其中,待测配线为栅线, 所述至少两个输出端传感器包括第一输出端传感器、 第二输出端传感器和第 三输出端传感器, 其中第一输出端传感器设于所述栅线的信号输出端, 第二 和第三输出端传感器分别设于与所述栅线相邻的两个公共电极的信号输出 端。 2. The array substrate line detection device according to claim 1, wherein the wiring to be tested is a gate line, and the at least two output sensors include a first output sensor, a second output sensor and a third output sensor. Sensor, wherein the first output terminal sensor is provided at the signal output terminal of the gate line, and the second and third output terminal sensors are respectively provided at the signal output terminals of two common electrodes adjacent to the gate line.
3、 如权利要求 1所述的阵列基板线路检测装置, 其中, 待测配线为数据 线,所述至少两个输出端传感器包括第一输出端传感器和第二输出端传感器, 其中第一输出端传感器设于所述数据线的信号输出端, 第二输出端传感器设 于与所述数据线相邻的数据线的信号输出端。 3. The array substrate line detection device according to claim 1, wherein the wiring to be tested is a data line, and the at least two output sensors include a first output sensor and a second output sensor, wherein the first output The end sensor is provided at the signal output end of the data line, and the second output end sensor is provided at the signal output end of the data line adjacent to the data line.
4、一种基于权利要求 1-3任一项所述的阵列基板线路检测装置的检测方 法, 包括以下步骤: 4. A detection method based on the array substrate line detection device according to any one of claims 1-3, including the following steps:
将所述输入端传感器设于待测配线的信号输入端, 将所述至少两个输出 端传感器中的第一输出端传感器设于待测配线的信号输出端, 其余的输出端 传感器设于与待测配线相邻的配线的信号输出端; The input sensor is set at the signal input end of the wiring to be tested, the first output sensor among the at least two output sensors is set to the signal output end of the wiring to be tested, and the remaining output sensors are set to At the signal output end of the wiring adjacent to the wiring under test;
通过电压检测仪测量所述待测配线的输出电压; Measure the output voltage of the wiring under test with a voltage detector;
将所测得输出电压与正常的输出电压值进行对比, 来判断所述待测配线 的线路导通情况。 Compare the measured output voltage with the normal output voltage value to determine the conductivity of the wiring under test.
5、 如权利要求 4所述的检测方法, 其中, 所述待测配线为栅线, 所述至 少两个输出端传感器包括第一输出端传感器、 第二输出端传感器和第三输出 端传感器, 其中第一输出端传感器设于所述栅线的信号输出端, 第二和第三 输出端传感器分别设于与所述栅线相邻的两个公共电极的信号输出端。 5. The detection method according to claim 4, wherein the wiring to be tested is a gate line, and the at least two output sensors include a first output sensor, a second output sensor and a third output sensor. , wherein the first output terminal sensor is provided at the signal output terminal of the gate line, and the second and third output terminal sensors are respectively provided at the signal output terminals of the two common electrodes adjacent to the gate line.
6、 如权利要求 5所述的检测方法, 其中, 所述待测配线为数据线, 所述 至少两个输出端传感器包括第一输出端传感器和第二输出端传感器, 其中第 一输出端传感器设于所述数据线的信号输出端, 第二输出端传感器设于与所 述数据线相邻的数据线的信号输出端。 6. The detection method according to claim 5, wherein the wiring to be tested is a data line, and the at least two output sensors include a first output sensor and a second output sensor, wherein the An output sensor is provided at the signal output end of the data line, and a second output sensor is provided at the signal output end of the data line adjacent to the data line.
7、 如权利要求 4-6任一项所述的检测方法, 其中, 当所述待测配线有信 号输出但与正常值不一致时, 则判断待测配线发生短路, 根据所述电压检测 仪所测量出待测配线的输出电压值计算出发生短路的位置距离坐标零点的长 度。 7. The detection method according to any one of claims 4 to 6, wherein when the wiring to be tested has a signal output but is inconsistent with the normal value, it is judged that the wiring to be tested is short-circuited, and the voltage is detected according to the The instrument measures the output voltage value of the wiring under test and calculates the distance between the position where the short circuit occurs and the zero point of the coordinates.
8、 如权利要求 4-6任一项所述的检测方法, 其中, 当所述待测配线没有 信号输出时, 则判断待测配线发生断路, 将所述输入端传感器向所述待测配 线的输出端方向移动直到输出端传感器检测到信号。 8. The detection method according to any one of claims 4 to 6, wherein when the wiring to be tested has no signal output, it is determined that the wiring to be tested is open circuited, and the input sensor is moved to the wiring to be tested. The output end of the test wiring moves in the direction until the output end sensor detects a signal.
9、如权利要求 8所述的检测方法, 其中, 当所述输入端传感器移动到输 出端传感器检测到信号时, 根据所述电压检测仪所测量出待测配线的输出电 压值计算出发生断路的位置距离坐标零点的长度。 9. The detection method as claimed in claim 8, wherein when the input sensor moves to the output sensor and detects a signal, the occurrence of the signal is calculated based on the output voltage value of the wiring to be tested measured by the voltage detector. The length of the break position from the coordinate zero point.
10、 如权利要求 4所述的检测方法, 其中, 在完成根据所测得的所述待 测配线的输出电压来判断所述待测配线的线路导通情况的步骤之后还包括以 下步骤: 将全部的输出端传感器垂直于待测配线的长度方向移动一个检测单 元的位置, 以测量下一个检测单元的线路导通情况。 10. The detection method according to claim 4, further comprising the following steps after completing the step of determining the line conduction status of the wiring to be tested based on the measured output voltage of the wiring to be tested. : Move all the output sensors perpendicular to the length direction of the wiring to be tested to the position of one detection unit to measure the line continuity of the next detection unit.
PCT/CN2013/086455 2013-06-20 2013-11-01 Array substrate line detection device and detection method WO2014201794A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/359,222 US9891264B2 (en) 2013-06-20 2013-11-01 Line detecting apparatus and method for array substrate

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201310247381.9 2013-06-20
CN201310247381.9A CN103308817B (en) 2013-06-20 2013-06-20 Array base palte line detection apparatus and detection method

Publications (1)

Publication Number Publication Date
WO2014201794A1 true WO2014201794A1 (en) 2014-12-24

Family

ID=49134248

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2013/086455 WO2014201794A1 (en) 2013-06-20 2013-11-01 Array substrate line detection device and detection method

Country Status (3)

Country Link
US (1) US9891264B2 (en)
CN (1) CN103308817B (en)
WO (1) WO2014201794A1 (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103308817B (en) 2013-06-20 2015-11-25 京东方科技集团股份有限公司 Array base palte line detection apparatus and detection method
CN103728515B (en) * 2013-12-31 2017-01-18 深圳市华星光电技术有限公司 Device and method for detecting circuit of array substrate with wires densely arranged
CN104122689A (en) * 2014-07-29 2014-10-29 深圳市华星光电技术有限公司 Testing device and testing method of testing device
US10761654B2 (en) 2014-10-29 2020-09-01 Nidec-Read Corporation Circuit board inspection device and circuit board inspection method
CN104635113B (en) * 2015-02-09 2017-07-11 合肥鑫晟光电科技有限公司 A kind of method and system for determining panel Location
CN105096786B (en) * 2015-08-19 2017-08-29 京东方科技集团股份有限公司 Array detection reliability determination methods, organic light emission backboard detection method and device
CN108872905A (en) * 2017-05-08 2018-11-23 原相科技股份有限公司 Capacitive sensing device and corresponding short circuit test method
CN108519705B (en) * 2018-03-29 2020-09-08 深圳市华星光电半导体显示技术有限公司 Array substrate and display panel
CN113487988B (en) * 2021-06-23 2022-03-22 惠科股份有限公司 Display panel detection method and display panel

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09292432A (en) * 1996-04-26 1997-11-11 Japan Airlines Co Ltd Method and device for detecting position of wire breakdown of electric wire
JP2000232141A (en) * 1999-02-12 2000-08-22 Sumitomo Metal Electronics Devices Inc Method for testing conduction of substrate for semiconductor package
JP2004279270A (en) * 2003-03-17 2004-10-07 Nidec-Read Corp Resistance measuring instrument, substrate inspection device, and substrate inspection method
CN1576870A (en) * 2003-07-04 2005-02-09 株式会社东京阴极研究所 Conductive pattern check-up apparatus
US6909291B1 (en) * 2003-06-24 2005-06-21 Kla-Tencor Technologies Corp. Systems and methods for using non-contact voltage sensors and corona discharge guns
JP2005241614A (en) * 2004-01-30 2005-09-08 Nidec-Read Corp Substrate inspecting apparatus and method
CN1996028A (en) * 2005-12-28 2007-07-11 日本电产丽德株式会社 Substrate checking device and method
CN101246267A (en) * 2006-10-19 2008-08-20 株式会社东京阴极研究所 Inspection apparatus for pattern
CN101592696A (en) * 2008-05-28 2009-12-02 日本麦可罗尼克斯股份有限公司 Sensor base plate and testing fixture
KR20120090490A (en) * 2011-02-08 2012-08-17 주식회사 지.엠 Circuit board testing apparatus
CN102788924A (en) * 2011-05-20 2012-11-21 株式会社联箭技术 Conductive image checking device
CN103308817A (en) * 2013-06-20 2013-09-18 京东方科技集团股份有限公司 Device and method for detecting circuit of array substrate

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5285150A (en) * 1990-11-26 1994-02-08 Photon Dynamics, Inc. Method and apparatus for testing LCD panel array
KR0182184B1 (en) * 1996-04-24 1999-04-15 Samsung Electronics Co Ltd Disconnection/short test apparatus and its method of signal line using metrix
JP2002090407A (en) * 2000-09-11 2002-03-27 Oht Inc Apparatus and method for inspection
US7049826B2 (en) * 2000-09-11 2006-05-23 Oht Inc. Inspection device and inspection method
JP2005266342A (en) * 2004-03-18 2005-09-29 Agilent Technol Inc Method for testing tft array
KR100796171B1 (en) * 2006-07-20 2008-01-21 마이크로 인스펙션 주식회사 Contact type single side probe and inspection apparatus and method for open/short test of conductive lines used thereof
KR100799161B1 (en) * 2006-07-20 2008-01-29 마이크로 인스펙션 주식회사 Non-contact type single side probe and inspection apparatus and method for open/short test of pattern electrodes used thereof
JP4816668B2 (en) * 2008-03-28 2011-11-16 ソニー株式会社 Display device with touch sensor
US8427170B2 (en) * 2009-03-05 2013-04-23 Casio Computer Co., Ltd. Drive circuit array substrate and production and test methods thereof
KR101214955B1 (en) * 2009-12-11 2012-12-24 마이크로 인스펙션 주식회사 Inspection apparatus of circuit substrate
CN102213739B (en) * 2010-04-09 2015-02-18 上海天马微电子有限公司 Circuit detection structure and method
CN102955097A (en) * 2012-10-26 2013-03-06 京东方科技集团股份有限公司 Array substrate detection method, detection device and detection system
CN103091918B (en) * 2013-01-18 2016-01-13 北京京东方光电科技有限公司 Array base palte, display device and detection method

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09292432A (en) * 1996-04-26 1997-11-11 Japan Airlines Co Ltd Method and device for detecting position of wire breakdown of electric wire
JP2000232141A (en) * 1999-02-12 2000-08-22 Sumitomo Metal Electronics Devices Inc Method for testing conduction of substrate for semiconductor package
JP2004279270A (en) * 2003-03-17 2004-10-07 Nidec-Read Corp Resistance measuring instrument, substrate inspection device, and substrate inspection method
US6909291B1 (en) * 2003-06-24 2005-06-21 Kla-Tencor Technologies Corp. Systems and methods for using non-contact voltage sensors and corona discharge guns
CN1576870A (en) * 2003-07-04 2005-02-09 株式会社东京阴极研究所 Conductive pattern check-up apparatus
JP2005241614A (en) * 2004-01-30 2005-09-08 Nidec-Read Corp Substrate inspecting apparatus and method
CN1996028A (en) * 2005-12-28 2007-07-11 日本电产丽德株式会社 Substrate checking device and method
CN101246267A (en) * 2006-10-19 2008-08-20 株式会社东京阴极研究所 Inspection apparatus for pattern
CN101592696A (en) * 2008-05-28 2009-12-02 日本麦可罗尼克斯股份有限公司 Sensor base plate and testing fixture
KR20120090490A (en) * 2011-02-08 2012-08-17 주식회사 지.엠 Circuit board testing apparatus
CN102788924A (en) * 2011-05-20 2012-11-21 株式会社联箭技术 Conductive image checking device
CN103308817A (en) * 2013-06-20 2013-09-18 京东方科技集团股份有限公司 Device and method for detecting circuit of array substrate

Also Published As

Publication number Publication date
CN103308817A (en) 2013-09-18
US9891264B2 (en) 2018-02-13
CN103308817B (en) 2015-11-25
US20140375347A1 (en) 2014-12-25

Similar Documents

Publication Publication Date Title
WO2014201794A1 (en) Array substrate line detection device and detection method
KR100799161B1 (en) Non-contact type single side probe and inspection apparatus and method for open/short test of pattern electrodes used thereof
US9217768B2 (en) Electronic testing method of in-cell touch screen
CN103487955B (en) A kind of short circuit measuring method
TWI474012B (en) Detecting device of conductive pattern and detecting method
US9606162B2 (en) Insulation inspection method and insulation inspection apparatus
KR20100028275A (en) Apparatus and method for inspecting electrode lines of falt panel display
US9753075B2 (en) Inspection apparatus and inspection method
TW200417742A (en) Circuit pattern inspection device and circuit pattern inspection method
TWI427302B (en) Circuit pattern inspection device
CN101846709A (en) Short circuit test board for circuit of flexible circuit board and test method thereof
WO2004057350A1 (en) Circuit pattern inspection instrument and pattern inspecting method
TW200537112A (en) Circuit pattern testing apparatus and circuit pattern testing method
WO2022183599A1 (en) Touch substrate and detection method therefor, and manufacturing method for touch screen
JP2007286004A (en) Substrate inspection apparatus and substrate inspection method
JP5944121B2 (en) Circuit board inspection apparatus and circuit board inspection method
WO2014167839A1 (en) Inspection apparatus and inspection method
CN109073695A (en) The inspection method and inspection system of the wiring path of substrate
JP6633949B2 (en) Substrate inspection device and substrate inspection method
JP4915776B2 (en) Substrate inspection apparatus and substrate inspection method
TW201335605A (en) Detecting apparatus for detection lines of a touch panel and related method
JP5614621B2 (en) Substrate inspection apparatus and substrate inspection method
JP4369002B2 (en) Circuit board inspection equipment
US20210190824A1 (en) Probe detection device and panel lighting test device
JP6255833B2 (en) Substrate inspection method and substrate inspection apparatus

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 14359222

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13887141

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 02.06.2016)

122 Ep: pct application non-entry in european phase

Ref document number: 13887141

Country of ref document: EP

Kind code of ref document: A1