WO2016127822A1 - Fully-integrated anti-blocking radio frequency receiving front-end architecture - Google Patents

Fully-integrated anti-blocking radio frequency receiving front-end architecture Download PDF

Info

Publication number
WO2016127822A1
WO2016127822A1 PCT/CN2016/072557 CN2016072557W WO2016127822A1 WO 2016127822 A1 WO2016127822 A1 WO 2016127822A1 CN 2016072557 W CN2016072557 W CN 2016072557W WO 2016127822 A1 WO2016127822 A1 WO 2016127822A1
Authority
WO
WIPO (PCT)
Prior art keywords
blocking
low noise
noise amplifier
stage
receiving front
Prior art date
Application number
PCT/CN2016/072557
Other languages
French (fr)
Chinese (zh)
Inventor
吴建辉
程超
于天骥
姚红燕
程康
陈超
李红
黄成�
Original Assignee
东南大学
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 东南大学 filed Critical 东南大学
Publication of WO2016127822A1 publication Critical patent/WO2016127822A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06Receivers
    • H04B1/16Circuits

Abstract

Disclosed is a fully-integrated anti-blocking radio frequency receiving front-end architecture, comprising a blocking signal filtering stage and a down mixing stage. The blocking signal filtering stage is a feed-forward structure, and a main branch and a feed-forward branch use low-noise amplifiers with same circuit structures to realize matching. In addition, the feed-forward branch uses the impedance moving feature of a passive mixer in the frequency domain, a band elimination filter is generated at a radio frequency local oscillator to filter useful signals, and then a useful radio frequency signal is obtained by subtracting an obtained blocking signal from a blocking signal of the main branch. Because the blocking signal is directly filtered out after two low-noise amplifiers, influence on another circuit is avoided, and other non-ideal factors are avoided. Down mixing is realized to obtain a useful middle-frequency signal by connecting the passive mixer.

Description

一种全集成抗阻塞射频接收前端架构A fully integrated anti-blocking RF receiving front-end architecture 技术领域Technical field
本发明属于无线通讯接收机领域,涉及一种全集成抗阻塞射频接收前端架构。The invention belongs to the field of wireless communication receivers and relates to a fully integrated anti-blocking RF receiving front-end architecture.
背景技术Background technique
现在无限通讯技术被广泛使用,然而由于频谱资源的有限性,使得在公共频段存在大量的用户。像2.4GHz为各国共用的ISM频段,因此无线局域网、蓝牙、ZigBee等无线网络,均工作在2.4GHz频段上。发射机的强发射信号对于所需频带内附近频道的其他接收机来说是一种阻塞信号。大幅度的阻塞信号会使得接收机内晶体管的工作状态偏移,而造成接收机的增益下降,噪声系数和线性度等性能恶化,甚至会使接收机无法工作。为了消除阻塞信号对接收机整体电路造成的影响,就需要从接收机最前端的点射频前端将其消除。Infinite communication technology is now widely used, but due to the limited nature of spectrum resources, there are a large number of users in the public frequency band. Like 2.4GHz, the ISM band shared by all countries, so wireless networks such as wireless LAN, Bluetooth, and ZigBee all work in the 2.4GHz band. The strong transmit signal of the transmitter is a blocking signal for other receivers in nearby channels in the desired frequency band. A large blocking signal can shift the operating state of the transistor in the receiver, causing the receiver's gain to drop, noise figure and linearity to deteriorate, and even the receiver can not work. In order to eliminate the impact of the blocking signal on the overall circuit of the receiver, it needs to be eliminated from the point RF front end at the front end of the receiver.
目前国际上有美国博通公司、欧洲微电子研究中心和美国康奈尔大学等国际著名通信半导体公司、微电子研究中心和大学对全集成抗阻塞射频接收前端进行研究,并取得了一定的成果。但是,已有的全集成抗阻塞射频接收前端有着明显的不足,博通的前馈和反馈结构是利用混频器的混频功能将低中频的高通滤波器搬移到射频本振处形成射频带阻滤波器,这样的结构不仅两条支路不匹配,而且阻塞信号会经过前馈支路中的下混频器和低中频的高通滤波器等电路,这会恶化线性度,造成增益压缩,恶化噪声系数。欧洲微电子研究中心的电压模全集成抗阻塞射频接收前端架构,因为是直接采用电压形式,所以对电路的要求很高。为了保证线性度,该研究中心的成果中采用的是一个电源电压的2.5V的LNA。美国康内尔大学的LNA-less结构具有很好的线性度,但是其噪声性能差,而且隔离效果差,本振信号容易泄漏到天线,恶化频域资源环境。At present, internationally renowned communication semiconductor companies such as American Broadcom, European Microelectronics Research Center and Cornell University, Microelectronics Research Center and University have conducted research on the fully integrated anti-blocking RF receiving front-end, and have achieved certain results. However, the existing fully integrated anti-blocking RF receiving front-end has obvious shortcomings. Broadcom's feedforward and feedback structure uses the mixer's mixing function to move the low-IF high-pass filter to the RF local oscillator to form the RF band stop. Filter, such a structure not only does the two branches not match, but also the blocking signal passes through the lower mixer in the feedforward branch and the high-pass filter in the low intermediate frequency, which deteriorates the linearity, causing gain compression and deterioration. Noise Figure. The European Microelectronics Research Center's voltage-mode fully integrated anti-blocking RF receiver front-end architecture is highly demanding because it is directly in voltage form. In order to ensure linearity, the research center's results used a 2.5V LNA with a supply voltage. Cornell University's LNA-less structure has good linearity, but its noise performance is poor, and the isolation effect is poor. The local oscillator signal is easy to leak into the antenna and deteriorate the frequency domain resource environment.
发明内容Summary of the invention
技术问题:本发明提出了一种解决了频域环境中阻塞信号对接收机的影响的全集成抗阻塞射频接收前端架构。Technical Problem: The present invention proposes a fully integrated anti-blocking RF receiving front-end architecture that solves the impact of blocking signals on a receiver in a frequency domain environment.
技术方案:本发明的全集成抗阻塞射频接收前端架构,包括射频阻塞信号滤波级 和下混频级,所述的射频阻塞信号滤波级包括第一低噪声放大器、第二低噪声放大器、减法运算电路和负载级,所述第一低噪声放大器与减法运算电路的一个差分端连接,所述第二低噪声放大器与减法运算电路的另一个差分端连接,第二低噪声放大器同时还与负载级连接,射频带阻滤波级通过减法运算电路的输出端与下混频级连接。Technical Solution: The fully integrated anti-blocking RF receiving front-end architecture of the present invention includes a radio frequency blocking signal filtering stage And a downmixing stage, the RF blocking signal filtering stage comprising a first low noise amplifier, a second low noise amplifier, a subtraction circuit and a load stage, the first low noise amplifier being connected to a differential end of the subtraction circuit The second low noise amplifier is connected to another differential end of the subtraction circuit, and the second low noise amplifier is also connected to the load stage. The RF band rejection filter stage is connected to the downmix stage through the output of the subtraction circuit.
本发明的优选方案中,所述负载级由第二无源开关混频器和第二跨阻放大器连接而成,第二无源开关混频级的输入端与第二低噪声放大器的输出端连接。In a preferred embodiment of the present invention, the load stage is connected by a second passive switching mixer and a second transimpedance amplifier, and an input end of the second passive switching mixing stage and an output end of the second low noise amplifier connection.
本发明的优选方案中,所述减法运算电路的输出端还连接有LC负载网络。In a preferred embodiment of the invention, the output of the subtraction circuit is also connected to an LC load network.
本发明的优选方案中,所述下混频级包括依次连接的第一跨导放大器、第一无源开关混频器和第一跨阻放大器。In a preferred embodiment of the present invention, the downmixing stage includes a first transconductance amplifier, a first passive switching mixer, and a first transimpedance amplifier that are sequentially connected.
本发明的优选方案中,所述第一低噪声放大器的输出频率响应曲线呈现全通特性,所述第二低噪声放大器和负载级的输出频率响应曲线呈现带阻特性。利用无源混频器的阻抗搬移特性,将跨阻放大器的中频阻抗高通特性搬移到射频本振处,形成射频带阻滤波器。利用前馈结构将射频带阻滤波器与低噪放的输出相减,实现两路信号相减,得到射频有用信号。再经下混频器下变频而得到中频有用信号。In a preferred embodiment of the invention, the output frequency response curve of the first low noise amplifier exhibits an all-pass characteristic, and the output frequency response curve of the second low noise amplifier and the load stage exhibits a band-stop characteristic. Using the impedance shifting characteristics of the passive mixer, the IF impedance high-pass characteristic of the transimpedance amplifier is moved to the RF local oscillator to form an RF band-stop filter. The feedforward structure is used to subtract the output of the RF band rejection filter from the output of the low noise amplifier to realize the subtraction of the two signals to obtain the RF useful signal. The down-converter is down-converted to obtain an intermediate frequency useful signal.
该射频接收前端架构包含阻塞信号滤波级和下混频级。阻塞信号滤波级是一个前馈结构,包含第一低噪声放大器、第二低噪声放大器、第二无源开关混频器、第二跨阻放大器、L1和C1。其中主支路的第一低噪声放大器与前馈支路的第二低噪声放大器是相同的,实现两条支路的高度匹配。第二低噪声放大器、第二无源开关混频器和第二跨阻放大器组成一个无源混频器。由于无源混频器对阻抗具有在频域的搬移特性,所以第二跨阻放大器的输入阻抗特性被第二无源开关混频器搬移到本振频率处,在第二低噪声放大器的输出端对有用信号进行滤除并保留阻塞信号。将第一低噪声放大器和第二低噪声放大器的输出端成分相减得到射频有用信号,而将阻塞信号滤除。该架构在阻塞信号经过第一低噪声放大器和第二低噪声放大器后直接将其滤除,而没有将其引入其他电路模块而带来更多的非理想因素。LC网络作为负载,电感与该点的寄生电容谐振,以减小射频有用电流信号泄露。下混频级为一个无源混频器,包含第一跨导放大器、第一无源开关混频器和第一跨阻放大器,经第一跨导放大器转化为射频有用电流信号,第一无源开关混频器对其进行调制,得到中频有用电流信号,第一跨阻放大器将中频有用电流信号转换为中频有用电压信号。因为无源混频器比传统的有源混频器有线性度和噪声系数等性能的优势,所采用无源混频器可以改善射频前端的性能。 The RF receive front end architecture includes a blocking signal filtering stage and a down mixing stage. The blocking signal filtering stage is a feedforward structure comprising a first low noise amplifier, a second low noise amplifier, a second passive switching mixer, a second transimpedance amplifier, L1 and C1. The first low noise amplifier of the main branch is identical to the second low noise amplifier of the feedforward branch, achieving a high degree of matching of the two branches. The second low noise amplifier, the second passive switching mixer, and the second transimpedance amplifier form a passive mixer. Since the passive mixer has a shifting characteristic in the frequency domain, the input impedance characteristic of the second transimpedance amplifier is moved to the local oscillator frequency by the second passive switching mixer, and the output of the second low noise amplifier The end filters the wanted signal and retains the blocking signal. The output components of the first low noise amplifier and the second low noise amplifier are subtracted to obtain a radio frequency useful signal, and the blocking signal is filtered out. The architecture directly filters the blocking signal after passing through the first low noise amplifier and the second low noise amplifier without introducing it into other circuit modules, resulting in more non-ideal factors. The LC network acts as a load, and the inductance resonates with the parasitic capacitance at that point to reduce leakage of the RF useful current signal. The downmixing stage is a passive mixer comprising a first transconductance amplifier, a first passive switching mixer and a first transimpedance amplifier, which are converted into an RF useful current signal by the first transconductance amplifier, first The source switching mixer modulates it to obtain an intermediate frequency useful current signal, and the first transimpedance amplifier converts the intermediate frequency useful current signal into an intermediate frequency useful voltage signal. Because passive mixers have the advantages of linearity and noise figure performance over traditional active mixers, passive mixers can improve the performance of the RF front end.
有益效果:与现有的技术相比,本发明具有以下优点:Advantageous Effects: Compared with the prior art, the present invention has the following advantages:
本发明主支路利用无源混频器在频率上对阻抗具有的搬移特性,将无源混频器的开关混频级和跨阻级作为低噪放的负载,通过工作线性区的开关混频器将跨阻放大器中频高通阻抗特性的输入阻抗搬移到射频本振处而形成射频带阻滤波器。前馈支路将射频有用信号滤除而保留射频阻塞信号。主支路采用与前馈支路相同的低噪放。通过两条支路相减而得到射频有用信号。而现有的前馈式抗阻塞射频接收前端中的射频带阻滤波器是通过上、下混频器将中频高通滤波器上、下变频而形成。由于上下变频过程中需要消除镜像噪声,所以主支路需要I、Q两路。所以,本发明与现有的技术相比,不需要I、Q两路的上、下混频器和中频高通滤波器,电路结构简单,节省电路面积和功耗,两条支路采用的低噪放相同,匹配度好。由于在射频跨导放大器后面直接将阻塞信号消除,不会对其他电路造成影响,所以对中频的线性度要求不高。此外,低噪声放大器能够实现很好的隔离,本振信号难以泄露到天线对频谱环境造成恶化。The main branch of the invention utilizes a passive mixer to shift the impedance at a frequency, and the switching mixer stage and the transimpedance level of the passive mixer are used as a low-noise load, and are mixed through the switch of the working linear region. The frequency converter moves the input impedance of the intermediate frequency high-pass impedance characteristic of the transimpedance amplifier to the RF local oscillator to form an RF band rejection filter. The feedforward branch filters out the RF wanted signal while preserving the RF blocking signal. The main branch uses the same low noise level as the feedforward branch. The RF useful signal is obtained by subtracting the two branches. The RF band-stop filter in the existing feedforward anti-blocking RF receiving front end is formed by up- and down-converting the intermediate frequency high-pass filter through the upper and lower mixers. Since the image noise needs to be eliminated during the up-and-down conversion process, the main branch requires two paths of I and Q. Therefore, compared with the prior art, the present invention does not require the I and Q two-way up-and-down mixers and the intermediate frequency high-pass filter, and has a simple circuit structure, saves circuit area and power consumption, and is low in the two branches. The noise is the same and the matching is good. Since the blocking signal is directly eliminated behind the RF transconductance amplifier and does not affect other circuits, the linearity of the intermediate frequency is not high. In addition, the low noise amplifier can achieve good isolation, and the local oscillator signal is difficult to leak to the antenna to deteriorate the spectrum environment.
附图说明DRAWINGS
图1为本发明的射频接收前端架构图;1 is a schematic diagram of an RF receiving front end structure of the present invention;
图2为本发明的射频接收前端的功能仿真图。2 is a functional simulation diagram of a radio frequency receiving front end of the present invention.
图中有:第一低噪声放大器LNA1、第二低噪声放大器LNA2、第一电感L1、第一电容C1、第一跨导放大器Gm1、第一无源开关混频器Pmixer1、第二无源开关混频器Pmixer2、第一跨阻放大器TIA1、第二跨阻放大器TIA2、本振信号输入端LO、减法运算电路S、信号输入端RFIN、信号输出端IFOUT。The figure includes: a first low noise amplifier LNA1, a second low noise amplifier LNA2, a first inductor L1, a first capacitor C1, a first transconductance amplifier Gm1, a first passive switching mixer Pmixer1, and a second passive switch. Mixer Mixer2, first transimpedance amplifier TIA1, second transimpedance amplifier TIA2, local oscillator signal input terminal LO, subtraction circuit S, signal input terminal RFIN, and signal output terminal IFOUT.
具体实施方式detailed description
下面结合实施例和说明书附图对本发明作进一步的说明。The invention will now be further described in conjunction with the embodiments and the drawings.
如图1所示,本发明提出的全集成抗阻塞射频接收前端架构为前馈式结构,由射频阻塞信号滤波级和下混频级连接而成,射频阻塞信号滤波级将射频阻塞信号滤除而保留射频有用信号,下混频级将射频有用信号变频成为中频有用信号。所述的射频阻塞信号滤波级包括第一低噪声放大器LNA1、第二低噪声放大器LNA2、减法运算电路S和负载级。其中主支路由第一低噪声放大器LNA1构成,前馈支路由第二低噪声放大器LNA2、减法运算电路S和负载级组成。所述负载级由第二无源开关混频器Pmixer2和第二跨阻放大器TIA2连接而成,第二无源开关混频器Pmixer2将第二跨阻 放大器TIA2输入阻抗的中频高通特性曲线搬移至射频本振处,形成射频带阻特性。利用无源混频器在频率上对阻抗具有的搬移特性,在射频阻塞信号滤波级的前馈支路形成射频带阻滤波器。主支路的第一低噪声放大器LNA1为一个全通射频放大器。所述主支路输出级与减法运算电路S的一个差分端连接,所述前馈支路输出级与减法运算电路S的另一个差分端连接。通过减法运算电路S将主支路的射频成分(包括射频阻塞信号和射频有用信号)与前馈支路的射频阻塞信号相减,实现射频带通滤波器,将射频阻塞信号滤除而得到射频有用信号。所述减法运算电路S的输出端还连接有LC负载网络,以增加射频带通滤波器的Q值。其具体的连接关系为:第一低噪声放大器LNA1和第二低噪声放大器LNA2的输入端与射频输入端相连,输出端分别于减法运算电路S的一个输入端相连;第二低噪声放大器LNA2的输出端同时与第二无源开关混频器Pmixer2的输入端相连;第二无源开关混频器Pmixer2的输出端与第二跨阻放大器TIA2的输入端相连;LC网络作为减法运算电路S的负载,第一电感L1负端和第一电容C1负端与减法运算电路S的输出端相连,第一电感L1正端和第一电容C1正端与电源电压相连。As shown in FIG. 1 , the fully integrated anti-blocking RF receiving front-end architecture proposed by the present invention is a feedforward structure, which is formed by connecting a RF blocking signal filtering stage and a down mixing frequency stage, and the RF blocking signal filtering stage filters the RF blocking signal. While the radio frequency useful signal is reserved, the downmix frequency stage converts the radio frequency useful signal into an intermediate frequency useful signal. The RF blocking signal filtering stage includes a first low noise amplifier LNA1, a second low noise amplifier LNA2, a subtraction circuit S, and a load stage. The main branch is composed of a first low noise amplifier LNA1, and the feedforward branch is composed of a second low noise amplifier LNA2, a subtraction circuit S and a load stage. The load stage is connected by a second passive switching mixer Mixer2 and a second transimpedance amplifier TIA2, and the second passive switching mixer Mixer2 will be a second transimpedance The intermediate frequency high-pass characteristic curve of the input impedance of the amplifier TIA2 is moved to the RF local oscillator to form an RF band-stop characteristic. The passive mixer has a shifting characteristic on the impedance in frequency, and a radio frequency band rejection filter is formed in the feedforward branch of the RF blocking signal filtering stage. The first low noise amplifier LNA1 of the main branch is an all-pass RF amplifier. The main branch output stage is connected to a differential end of the subtraction circuit S, and the feedforward branch output stage is connected to another differential end of the subtraction circuit S. The radio frequency component (including the radio frequency blocking signal and the radio frequency useful signal) of the main branch is subtracted from the radio frequency blocking signal of the feedforward branch by the subtraction circuit S, and the radio frequency band pass filter is realized, and the radio frequency blocking signal is filtered to obtain the radio frequency. Useful signal. The output of the subtraction circuit S is also connected to an LC load network to increase the Q value of the RF bandpass filter. The specific connection relationship is: the input ends of the first low noise amplifier LNA1 and the second low noise amplifier LNA2 are connected to the radio frequency input end, and the output ends are respectively connected to one input end of the subtraction circuit S; the second low noise amplifier LNA2 The output terminal is simultaneously connected to the input end of the second passive switching mixer Mixer2; the output end of the second passive switching mixer Mixer2 is connected to the input end of the second transimpedance amplifier TIA2; the LC network is used as the subtraction circuit S The load, the negative terminal of the first inductor L1 and the negative terminal of the first capacitor C1 are connected to the output terminal of the subtraction circuit S, and the positive terminal of the first inductor L1 and the positive terminal of the first capacitor C1 are connected to the power supply voltage.
所述下混频级包括依次连接的第一跨导放大器Gm1、第一无源开关混频器Pmixer1和第一跨阻放大器TIA1。第一跨导放大器Gm1将从射频阻塞信号滤波级得到的射频有用电压信号转化为射频有用电流信号,第一无源开关混频器Pmixer1将射频有用电流信号调制成中频有用电流信号,再经第一跨阻放大器TIA1转化为中频有用电压信号。其具体连接关系为:第一跨阻放大器TIA1的输入端与减法运算电路S的输出端相连,输出端与第一无源开关混频器Pmixer1的输入端相连;第一无源开关混频器Pmixer1的输出端与第一跨阻放大器TIA1的输入端相连;第一跨阻放大器TIA1的输出端接中频输出端。The down mixing stage includes a first transconductance amplifier Gm1, a first passive switching mixer Pmixer1, and a first transimpedance amplifier TIA1 that are sequentially connected. The first transconductance amplifier Gm1 converts the radio frequency useful voltage signal obtained from the RF blocking signal filtering stage into a radio frequency useful current signal, and the first passive switching mixer Pmixer1 modulates the radio frequency useful current signal into an intermediate frequency useful current signal, and then A transimpedance amplifier TIA1 is converted to an intermediate frequency useful voltage signal. The specific connection relationship is: the input end of the first transimpedance amplifier TIA1 is connected to the output end of the subtraction circuit S, and the output end is connected to the input end of the first passive switching mixer Mixer1; the first passive switching mixer The output of Pmixer1 is connected to the input of the first transimpedance amplifier TIA1; the output of the first transimpedance amplifier TIA1 is connected to the intermediate frequency output.
图2所示为本发明的射频接收前端的功能仿真图,从图中可以看出,该射频前端对40MHz带宽外的阻塞信号实现了20dB的抑制。FIG. 2 is a functional simulation diagram of the RF receiving front end of the present invention. As can be seen from the figure, the RF front end achieves 20 dB suppression for the blocking signal outside the 40 MHz bandwidth.
上述实施例仅是本发明的优选实施方式,应当指出:对于本技术领域的普通技术人员来说,在不脱离本发明原理的前提下,还可以做出若干改进和等同替换,这些对本发明权利要求进行改进和等同替换后的技术方案,均落入本发明的保护范围。 The above-described embodiments are merely preferred embodiments of the present invention, and it should be noted that those skilled in the art can make several improvements and equivalents without departing from the principles of the present invention. The technical solutions required for improvement and equivalent replacement are all within the scope of the present invention.

Claims (5)

  1. 一种全集成抗阻塞射频接收前端架构,其特征在于:该架构为前馈式结构,由射频阻塞信号滤波级和下混频级连接而成,所述的射频阻塞信号滤波级包括第一低噪声放大器(LNA1)、第二低噪声放大器(LNA2)、减法运算电路(S)和负载级,所述第一低噪声放大器(LNA1)与减法运算电路(S)的一个差分端连接,所述第二低噪声放大器(LNA2)与减法运算电路的另一个差分端连接,第二低噪声放大器(LNA2)同时还与负载级连接,射频带阻滤波级通过减法运算电路(S)的输出端与下混频级连接。A fully integrated anti-blocking RF receiving front-end architecture is characterized in that the architecture is a feedforward structure, which is formed by connecting a radio frequency blocking signal filtering stage and a down mixing frequency level, and the radio blocking signal filtering stage includes a first low a noise amplifier (LNA1), a second low noise amplifier (LNA2), a subtraction circuit (S), and a load stage, the first low noise amplifier (LNA1) being coupled to a differential terminal of the subtraction circuit (S), The second low noise amplifier (LNA2) is connected to another differential end of the subtraction circuit, and the second low noise amplifier (LNA2) is also connected to the load stage, and the RF band rejection filter stage is passed through the output of the subtraction circuit (S). Downmix level connection.
  2. 根据权利要求1所述的全集成抗阻塞射频接收前端架构,其特征在于:所述负载级由第二无源开关混频器(Pmixer2)和第二跨阻放大器(TIA2)连接而成,第二无源开关混频器(Pmixer2)的输入端与第二低噪声放大器(LNA2)的输出端连接。The fully integrated anti-blocking RF receiving front-end architecture according to claim 1, wherein the load stage is connected by a second passive switching mixer (Pmixer 2) and a second transimpedance amplifier (TIA2), The input of the second passive switching mixer (Pmixer 2) is connected to the output of the second low noise amplifier (LNA2).
  3. 根据权利要求1或2所述的全集成抗阻塞射频接收前端架构,其特征在于:所述减法运算电路(S)的输出端还连接有LC负载网络。The fully integrated anti-blocking RF receiving front-end architecture according to claim 1 or 2, wherein the output of the subtraction circuit (S) is further connected to an LC load network.
  4. 根据权利要求1或2所述的全集成抗阻塞射频接收前端架构,其特征在于:所述下混频级包括依次连接的第一跨导放大器(LNA1)、第一无源开关混频器(Pmixer1)和第一跨阻放大器(TIA1)。The fully integrated anti-blocking RF receiving front-end architecture according to claim 1 or 2, wherein the down-mixing stage comprises a first transconductance amplifier (LNA1) and a first passive switching mixer ( Pmixer1) and the first transimpedance amplifier (TIA1).
  5. 根据权利要求1或2所述的全集成抗阻塞射频接收前端架构,其特征在于:所述第一低噪声放大器(LNA1)的输出频率响应曲线呈现全通特性,所述第二低噪声放大器(LNA2)和负载级的输出频率响应曲线呈现带阻特性。 The fully integrated anti-blocking RF receiving front-end architecture according to claim 1 or 2, wherein an output frequency response curve of said first low noise amplifier (LNA1) exhibits an all-pass characteristic, said second low noise amplifier ( The output frequency response curve of LNA2) and the load stage exhibits a band-stop characteristic.
PCT/CN2016/072557 2015-02-10 2016-01-28 Fully-integrated anti-blocking radio frequency receiving front-end architecture WO2016127822A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510066420.4 2015-02-10
CN201510066420.4A CN104617970B (en) 2015-02-10 2015-02-10 Fully-integrated anti-blocking radio frequency receiving front-end architecture

Publications (1)

Publication Number Publication Date
WO2016127822A1 true WO2016127822A1 (en) 2016-08-18

Family

ID=53152282

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/072557 WO2016127822A1 (en) 2015-02-10 2016-01-28 Fully-integrated anti-blocking radio frequency receiving front-end architecture

Country Status (2)

Country Link
CN (1) CN104617970B (en)
WO (1) WO2016127822A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114499562A (en) * 2022-01-20 2022-05-13 复旦大学 High-sensitivity anti-blocking radio frequency receiver front end with impedance mapping function

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104617970B (en) * 2015-02-10 2017-02-22 东南大学 Fully-integrated anti-blocking radio frequency receiving front-end architecture
CN106059604B (en) * 2016-05-24 2018-08-10 东南大学 A kind of antiblocking receiving radio frequency front end structure based on Signal separator
CN106028388B (en) * 2016-07-18 2023-03-14 摩比天线技术(深圳)有限公司 Receiver and circuit for improving uplink blocking of wireless communication base station
CN106888028A (en) * 2017-04-12 2017-06-23 复旦大学 A kind of high sensitivity receiver front-ends circuit with impedance mapping function
CN109302198B (en) * 2017-07-24 2020-04-10 深圳市中兴微电子技术有限公司 Wireless transceiver system and mixer circuit thereof
CN109167607B (en) * 2018-10-12 2024-01-23 南京屹信航天科技有限公司 Radio frequency circuit for miniaturized ODU receiving channel
CN109474294B (en) * 2018-12-24 2024-01-23 南京屹信航天科技有限公司 Uplink channel circuit for satellite-borne measurement and control equipment
US11888502B2 (en) 2021-04-07 2024-01-30 Skyworks Solutions, Inc. Systems and methods for duplexer circuits having signal leakage cancellation
CN114124123B (en) * 2021-11-17 2023-03-14 成都信息工程大学 Broadband integrated CMOS global feedback receiver front-end circuit

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6046683A (en) * 1996-12-31 2000-04-04 Lucent Technologies Inc. Modulated backscatter location system
CN101027846A (en) * 2004-08-13 2007-08-29 诺基亚公司 Single chip LNA and VCO having similar resonant circuit topology and using same calibration signal to compensate for process variations
CN101101626A (en) * 2006-03-02 2008-01-09 美国博通公司 RFID system reader and its operating method
CN104617970A (en) * 2015-02-10 2015-05-13 东南大学 Fully-integrated anti-blocking radio frequency receiving front-end architecture

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7558607B2 (en) * 2002-06-12 2009-07-07 Nokia Corporation Mobile electronic device having audio connector providing an antenna function
FR2930093A1 (en) * 2008-04-10 2009-10-16 Somfy Sas TRANSMITTER TYPE DEVICE AND / OR RECEIVER OF RADIO SIGNALS
CN101860373B (en) * 2009-04-10 2013-03-06 晨星软件研发(深圳)有限公司 Circuit and method for eliminating interference for receptor

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6046683A (en) * 1996-12-31 2000-04-04 Lucent Technologies Inc. Modulated backscatter location system
CN101027846A (en) * 2004-08-13 2007-08-29 诺基亚公司 Single chip LNA and VCO having similar resonant circuit topology and using same calibration signal to compensate for process variations
CN101101626A (en) * 2006-03-02 2008-01-09 美国博通公司 RFID system reader and its operating method
CN104617970A (en) * 2015-02-10 2015-05-13 东南大学 Fully-integrated anti-blocking radio frequency receiving front-end architecture

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114499562A (en) * 2022-01-20 2022-05-13 复旦大学 High-sensitivity anti-blocking radio frequency receiver front end with impedance mapping function

Also Published As

Publication number Publication date
CN104617970A (en) 2015-05-13
CN104617970B (en) 2017-02-22

Similar Documents

Publication Publication Date Title
WO2016127822A1 (en) Fully-integrated anti-blocking radio frequency receiving front-end architecture
Lien et al. 24.3 A high-linearity CMOS receiver achieving+ 44dBm IIP3 and+ 13dBm B 1dB for SAW-less LTE radio
Darabi A blocker filtering technique for SAW-less wireless receivers
CN110557130B (en) Receiver front-end circuit with current mode structure with enhanced out-of-band linearity
WO2010060360A1 (en) Equivalent radio frequency band notch filter circuit, radio frequency chip and receiver
Manstretta et al. A 0.18/spl mu/m CMOS direct-conversion receiver front-end for UMTS
Kim et al. A highly linear SAW-less CMOS receiver using a mixer with embedded Tx filtering for CDMA
CN101771426A (en) Wireless communication system receiver capable of suppressing noise
CN102638227A (en) Ultra-wideband frequency mixer circuit with on-chip active balanced-unbalanced converter
Hedayati et al. A+ 22dBm IIP3 and 3.5 dB NF wideband receiver with RF and baseband blocker filtering techniques
Montazerolghaem et al. 19.1 A 300MHz-BW, 27-to-38dBm In-Band OIP3 sub-7GHz Receiver for 5G Local Area Base Station Applications
CN111130577B (en) Anti-interference receiver circuit for radio frequency transceiver chip
Izquierdo et al. Reconfigurable wide-band receiver with positive feed-back translational loop
Jiang et al. A low-power sub-GHz RF receiver front-end with enhanced blocker tolerance
WO2020140918A1 (en) Receiver and low-noise amplifier
Darabi A blocker filtering technique for wireless receivers
Lee et al. A low-power RF front-end with merged LNA, differential power splitter, and quadrature mixer for IEEE 802.15. 4 (ZigBee) applications
TWI499201B (en) Low-noise amplifiers for rf receiver
Zhang et al. CMOS K-band receiver architectures for low-IF applications
Poobuapheun et al. An inductorless high dynamic range 0.3− 2.6 GHz receiver CMOS front-end
CN203632620U (en) Broadband mixer with double feedback structure
CN103187928A (en) Method capable of improving low-frequency flicker noise and high-gain characteristic and active mixer
Lecchi et al. An Interferer-Tolerant RX with Translational Positive Feedback for 5G NR Applications Achieving 3.4 dB NF and 18 dBm OOB IIP3
Chang et al. Design of a 2.4-GHz 2.2-mW CMOS RF receiver front-end for BLE applications
Chang et al. 0.18 μm SiGe BiCMOS microwave/millimeter-wave dual-mode dual-conversion receiver architecture with a tunable RF channel selection at low-flicker-noise microwave mode

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16748623

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 23/01/2018)

122 Ep: pct application non-entry in european phase

Ref document number: 16748623

Country of ref document: EP

Kind code of ref document: A1