WO2016160009A1 - Integrated circuit (ic) test socket with faraday cage background - Google Patents

Integrated circuit (ic) test socket with faraday cage background Download PDF

Info

Publication number
WO2016160009A1
WO2016160009A1 PCT/US2015/023839 US2015023839W WO2016160009A1 WO 2016160009 A1 WO2016160009 A1 WO 2016160009A1 US 2015023839 W US2015023839 W US 2015023839W WO 2016160009 A1 WO2016160009 A1 WO 2016160009A1
Authority
WO
WIPO (PCT)
Prior art keywords
test socket
shield
base
test
socket
Prior art date
Application number
PCT/US2015/023839
Other languages
French (fr)
Inventor
Victor Landa
Original Assignee
Xcerra Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xcerra Corporation filed Critical Xcerra Corporation
Priority to KR1020177031813A priority Critical patent/KR20170134612A/en
Priority to PCT/US2015/023839 priority patent/WO2016160009A1/en
Priority to CN201580078675.0A priority patent/CN107683416A/en
Priority to EP15888016.1A priority patent/EP3278118A4/en
Priority to SG11201708108VA priority patent/SG11201708108VA/en
Priority to JP2017551649A priority patent/JP2018511806A/en
Publication of WO2016160009A1 publication Critical patent/WO2016160009A1/en
Priority to PH12017501810A priority patent/PH12017501810A1/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/04Housings; Supporting members; Arrangements of terminals
    • G01R1/0408Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets
    • G01R1/0433Sockets for IC's or transistors
    • G01R1/0441Details
    • G01R1/0466Details concerning contact pieces or mechanical details, e.g. hinges or cams; Shielding
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/18Screening arrangements against electric or magnetic fields, e.g. against earth's field

Definitions

  • the present invention relates to sockets that electrically connects an integrated circuit with an IC board. More particularly, the present invention is directed to a test socket for testing an integrated circuit, wherein the test socket is enclosed in a conductive structure that acts as a faraday cage to eliminate noise and interference during the testing of an IC chip.
  • Integrated circuit tester devices have long been used in the semiconductor industry to test and evaluate the quality of the chips off the manufacturing line. Signal integrity is a critical aspect of chip design and testing. To this end, it is desirable to maintain impedance through a conducting portion of a contact interconnecting the integrated circuit lead to its corresponding load board pad at a particular desired level.
  • the effective impedance of the design is a function of a number of factors. These include width and length of conduction path, material of which the conductive structure is made, material thickness, etc.
  • test socket that secures and connects the IC to the equipment that evaluates its performance, i.e. a handler and a load board.
  • Many different test sockets have been devised for quickly and temporarily connecting integrated circuit leads of a chip to be tested to a load board of a tester.
  • Typical socket arrangements use force brought to bear upon a contact positioned between a lead of the IC and the load board to deform a probe tip of the contact and engage a pad on the load board.
  • Such a configuration provides for positive connection between the pins or contact pads of the DUT and corresponding leads of a test apparatus. Examples of this type of connection can be found, for example, in United States Patent No. 6,409,521 to Rathburn, and United States Patent No. 7,737,708 to Sherry, the teachings and contents of both of which are fully incorporated herein by reference.
  • U.S. Patent No. 7,918,669 is a test socket devised by the present inventor.
  • the socket of the '669 patent uses a unique linkage to urge the connectors of the test circuit upward where it can make contact with the test equipment.
  • This test socket was found to be very successful in ensuring good contact with the test apparatus while reducing force on the circuit itself.
  • a component of that test socket was an elastomer element that provided a resiliency to the link, ensuring proper contact in a cost effective and reliable manner.
  • the cylindrical elastomer keeps the contact links in place, and their resiliency acts like a spring mechanism for the links. This allows for vertical movement on the link.
  • test sockets When such test sockets are used, it is common for small amounts of static charge to build up on the socket, which can affect the results of the testing. Charged test sockets can transfer their charge to the circuit under test, which then leads to noise being introduced into the testing. Noise in the testing impairs the ability of the tester to evaluate the integrated circuit properly. Accordingly, the present invention is designed to reduce or eliminate the build-up of electrical charge on the test socket, leading to more accurate test results.
  • the present invention is directed to an integrated circuit test socket that includes a highly conductive compliant material that is cut and installed into the test socket.
  • the conductive material draws electrical charge away from the test socket, leading to more accurate testing.
  • the test socket base is grounded, and a ground current runs through the base and into conductive strips.
  • the configuration forms an electromagnetic impulse shield, protecting the chip from electromagnetic interference.
  • the compliance of the shield material allows the shield to be sealed when activated, ensuring that the electromagnetic impulse shield is complete around the semi-conductor chip.
  • FIG. 1 is an elevated, perspective view of an embodiment of the test socket and testing apparatus
  • FIG. 2 is a side view of the socket and testing apparatus of Figure 1; [0010] FIG. 3 is a top view of the test socket of Figure 1; and [0011] FIG. 4 is a bottom view of the test socket of Figure 1. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • FIGs 1 and 2 illustrate an integrated circuit test socket 20 of the type generally described in United States Patent No. 7,918,669, the contents of which are incorporated herein.
  • the details of the test socket is omitted herein for brevity.
  • the test socket base 20 has a generally square profile with four aligning holes 22 to mount the socket base on the testing equipment.
  • a set of pegs 30 may be used to further align and set the base on the test equipment.
  • On an upper surface 24 of the test socket base 20 see Figure 3
  • a square recess 26 is formed to receive the integrated circuit chip (not shown) under test.
  • a plurality of electrical connectors are formed within the recess 26 as described more fully in the patent referenced above.
  • the test socket base 20 may be placed, for example, in a handler work press 32 and clamped in the handler 32 in anticipation of testing the integrated chip.
  • the handler/work press 32 utilizes a clamping plate 34, where the clamping plate 34 encloses the chip under test.
  • Other arrangements, both automated and manual, are also possible with the present invention.
  • a Faraday cage is a container or enclosure made of conducting material, such as wire mesh or metal plates, that shields what it encloses from external electric fields. In chip testing, static charge on the socket and surrounding elements generate external
  • the present invention forms a Faraday cage around the chip under test to shield the chip from EMI and noise during the testing.
  • an EMI shield 40 is formed on the socket base 20 such that it is wedged between the base 20 and the clamp plate 34.
  • the shield is made if a conductive material and may be a mesh or solid thin plate.
  • the cage may be adhered to the top surface 24 of the base 20 by insertion into a groove, by adhesive, by fastener, or by other means.
  • FIG 4 illustrates the bottom surface 28 of the socket base 20, including the test socket 42 connected to four diagonal members 46.
  • the four diagonal members 46 on the bottom of the base 20 make contact with the printed circuit board.
  • the corresponding paths on the printed circuit board are grounded. This ground current runs through the base and into the EMI shield.
  • the shield serves as a mini-faraday cage for the device, shielding the device with the conductive socket shield grounded to the printed circuit board.
  • the conductive shield 40 is preferably formed as part of the socket base 20.
  • the socket may be constructed to include the shield 40, the chip test socket 42, and the base 20 as a single piece, and together these components cooperate to constitute the integrated shield.
  • the contact footprint of the socket base 20 to the printed circuit board is defined by the grounding requirements of the application.
  • the shield 40 can be constructed of four discrete plates 40a or meshes that are placed in a recess sized to hold the plates.
  • the four plates 40a cooperate to form an octagon above and around the square recess 26, so that the clamp 34 contacts the upper surface of the shield 40.

Abstract

An integrated circuit test socket includes a highly conductive compliant material that is cut and installed into the test socket. The conductive material draws electrical charge away from the test socket, leading to more accurate testing. The test socket base is grounded, and a ground current runs through the base and into conductive strips. The configuration forms an electromagnetic impulse shield, protecting the chip from electromagnetic interference. The compliance of the shield material allows the shield to be sealed when activated, ensuring that the electromagnetic impulse shield is complete around the semi-conductor chip.

Description

INTEGRATED CIRCUIT (IC) TEST SOCKET WITH FARADAY CAGE
BACKGROUND
[0001] The present invention relates to sockets that electrically connects an integrated circuit with an IC board. More particularly, the present invention is directed to a test socket for testing an integrated circuit, wherein the test socket is enclosed in a conductive structure that acts as a faraday cage to eliminate noise and interference during the testing of an IC chip.
[0002] Integrated circuit tester devices have long been used in the semiconductor industry to test and evaluate the quality of the chips off the manufacturing line. Signal integrity is a critical aspect of chip design and testing. To this end, it is desirable to maintain impedance through a conducting portion of a contact interconnecting the integrated circuit lead to its corresponding load board pad at a particular desired level. The effective impedance of the design is a function of a number of factors. These include width and length of conduction path, material of which the conductive structure is made, material thickness, etc.
[0003] When testing the electrical characteristics of a packaged or molded semiconductor device such as an integrated circuit (IC), it is common to utilize a specialized test socket that secures and connects the IC to the equipment that evaluates its performance, i.e. a handler and a load board. Many different test sockets have been devised for quickly and temporarily connecting integrated circuit leads of a chip to be tested to a load board of a tester.
Automated test apparatus in particular use a number of such sockets. Typical socket arrangements use force brought to bear upon a contact positioned between a lead of the IC and the load board to deform a probe tip of the contact and engage a pad on the load board. Such a configuration provides for positive connection between the pins or contact pads of the DUT and corresponding leads of a test apparatus. Examples of this type of connection can be found, for example, in United States Patent No. 6,409,521 to Rathburn, and United States Patent No. 7,737,708 to Sherry, the teachings and contents of both of which are fully incorporated herein by reference.
[0004] U.S. Patent No. 7,918,669, the contents of which are incorporated herein by reference, is a test socket devised by the present inventor. The socket of the '669 patent uses a unique linkage to urge the connectors of the test circuit upward where it can make contact with the test equipment. This test socket was found to be very successful in ensuring good contact with the test apparatus while reducing force on the circuit itself. A component of that test socket was an elastomer element that provided a resiliency to the link, ensuring proper contact in a cost effective and reliable manner. The cylindrical elastomer keeps the contact links in place, and their resiliency acts like a spring mechanism for the links. This allows for vertical movement on the link.
[0005] When such test sockets are used, it is common for small amounts of static charge to build up on the socket, which can affect the results of the testing. Charged test sockets can transfer their charge to the circuit under test, which then leads to noise being introduced into the testing. Noise in the testing impairs the ability of the tester to evaluate the integrated circuit properly. Accordingly, the present invention is designed to reduce or eliminate the build-up of electrical charge on the test socket, leading to more accurate test results.
SUMMARY OF THE INVENTION
[0006] The present invention is directed to an integrated circuit test socket that includes a highly conductive compliant material that is cut and installed into the test socket. The conductive material draws electrical charge away from the test socket, leading to more accurate testing. In a preferred embodiment, the test socket base is grounded, and a ground current runs through the base and into conductive strips. The configuration forms an electromagnetic impulse shield, protecting the chip from electromagnetic interference. The compliance of the shield material allows the shield to be sealed when activated, ensuring that the electromagnetic impulse shield is complete around the semi-conductor chip.
[0007] These and many other features of the present invention will best be understood by reference to the following descriptions and figures. However, it is to be understood that while the inventor's best mode has been described and shown, the invention is not to be limited to any particular drawing or description. Rather, it is understood that there may be many variations of the present invention that would be readily appreciated by one of ordinary skill in the art, and the invention encompasses all such variations and modifications.
BRIEF DESCRIPTION OF THE DRAWINGS
[0008] FIG. 1 is an elevated, perspective view of an embodiment of the test socket and testing apparatus;
[0009] FIG. 2 is a side view of the socket and testing apparatus of Figure 1; [0010] FIG. 3 is a top view of the test socket of Figure 1; and [0011] FIG. 4 is a bottom view of the test socket of Figure 1. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
[0012] Figures 1 and 2 illustrate an integrated circuit test socket 20 of the type generally described in United States Patent No. 7,918,669, the contents of which are incorporated herein. The details of the test socket is omitted herein for brevity. The test socket base 20 has a generally square profile with four aligning holes 22 to mount the socket base on the testing equipment. On a lower surface 28 of the base 20, a set of pegs 30 may be used to further align and set the base on the test equipment. On an upper surface 24 of the test socket base 20 (see Figure 3), a square recess 26 is formed to receive the integrated circuit chip (not shown) under test. A plurality of electrical connectors are formed within the recess 26 as described more fully in the patent referenced above. Once the integrated circuit is placed in the recess, the test socket base 20 may be placed, for example, in a handler work press 32 and clamped in the handler 32 in anticipation of testing the integrated chip. The handler/work press 32 utilizes a clamping plate 34, where the clamping plate 34 encloses the chip under test. Other arrangements, both automated and manual, are also possible with the present invention.
[0013] A Faraday cage is a container or enclosure made of conducting material, such as wire mesh or metal plates, that shields what it encloses from external electric fields. In chip testing, static charge on the socket and surrounding elements generate external
electromagnetic interference (EMI, or noise) that can interfere with the test results. The present invention forms a Faraday cage around the chip under test to shield the chip from EMI and noise during the testing.
[0014] Turning to Figure 3, an EMI shield 40 is formed on the socket base 20 such that it is wedged between the base 20 and the clamp plate 34. The shield is made if a conductive material and may be a mesh or solid thin plate. The cage may be adhered to the top surface 24 of the base 20 by insertion into a groove, by adhesive, by fastener, or by other means.
[0015] Figure 4 illustrates the bottom surface 28 of the socket base 20, including the test socket 42 connected to four diagonal members 46. The four diagonal members 46 on the bottom of the base 20 make contact with the printed circuit board. The corresponding paths on the printed circuit board are grounded. This ground current runs through the base and into the EMI shield. The shield serves as a mini-faraday cage for the device, shielding the device with the conductive socket shield grounded to the printed circuit board. [0016] The conductive shield 40 is preferably formed as part of the socket base 20. In other words, the socket may be constructed to include the shield 40, the chip test socket 42, and the base 20 as a single piece, and together these components cooperate to constitute the integrated shield. Further, the contact footprint of the socket base 20 to the printed circuit board is defined by the grounding requirements of the application.
[0017] The shield 40 can be constructed of four discrete plates 40a or meshes that are placed in a recess sized to hold the plates. The four plates 40a cooperate to form an octagon above and around the square recess 26, so that the clamp 34 contacts the upper surface of the shield 40.
[0018] It will be understood that this disclosure is merely illustrative, and that it is to be further understood that changes may be made in the details, particularly in matters of shape, size, material, and arrangement of parts without exceeding the scope of the invention.
Accordingly, the scope of the invention is as defined in the language of the appended claims, and is not limited in any manner by the aforementioned descriptions and drawings.

Claims

We Claim:
1. A test socket for a microchip, comprising: a base including a plurality of aligning through holes for securing the base to a handler, a well centrally disposed within the base including a plurality of electrical contacts, the well sized to receive a microchip; a recess on an upper surface of the base enclosing the well; and a conductive shield disposed in the recess, the conductive recess adapted to draw electrical charge away from the microchip.
2. The test socket of Claim 1, wherein the shield is octagonal shaped.
3. The test socket of Claim 1, wherein the shied is comprised of four discrete plates.
4. The test socket of Claim 1, wherein the shield is made of a metal mesh.
5. The test socket of Claim 1, wherein the shield is adapted to be seated between the base and a lid of a handler.
6. The test socket of Claim 1, wherein the shield provides a spacer between the base and the lid of a handler.
7. The test socket of Claim 1, wherein the base and the shield form a Faraday cage about the microchip when the base is seated on a grounded circuit board.
8. The test socket of Claim 1, wherein the shield surrounds the well on the base.
9. The test socket of Claim 1, wherein the shield sits partially in the recess and partially above the recess.
PCT/US2015/023839 2015-04-01 2015-04-01 Integrated circuit (ic) test socket with faraday cage background WO2016160009A1 (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
KR1020177031813A KR20170134612A (en) 2015-04-01 2015-04-01 Integrated Circuit (IC) Test Socket with Faraday Cage Background
PCT/US2015/023839 WO2016160009A1 (en) 2015-04-01 2015-04-01 Integrated circuit (ic) test socket with faraday cage background
CN201580078675.0A CN107683416A (en) 2015-04-01 2015-04-01 Integrated circuit (IC) test jack with faraday cup
EP15888016.1A EP3278118A4 (en) 2015-04-01 2015-04-01 Integrated circuit (ic) test socket with faraday cage background
SG11201708108VA SG11201708108VA (en) 2015-04-01 2015-04-01 Integrated circuit (ic) test socket with faraday cage background
JP2017551649A JP2018511806A (en) 2015-04-01 2015-04-01 Integrated circuit (IC) test socket with Faraday cage
PH12017501810A PH12017501810A1 (en) 2015-04-01 2017-10-02 Integrated circuit (ic) test socket with faraday cage background

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2015/023839 WO2016160009A1 (en) 2015-04-01 2015-04-01 Integrated circuit (ic) test socket with faraday cage background

Publications (1)

Publication Number Publication Date
WO2016160009A1 true WO2016160009A1 (en) 2016-10-06

Family

ID=57007062

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2015/023839 WO2016160009A1 (en) 2015-04-01 2015-04-01 Integrated circuit (ic) test socket with faraday cage background

Country Status (7)

Country Link
EP (1) EP3278118A4 (en)
JP (1) JP2018511806A (en)
KR (1) KR20170134612A (en)
CN (1) CN107683416A (en)
PH (1) PH12017501810A1 (en)
SG (1) SG11201708108VA (en)
WO (1) WO2016160009A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DK3158345T3 (en) * 2014-06-20 2024-02-19 Xcerra Corp Test plug device and related methods

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6203329B1 (en) * 1995-07-07 2001-03-20 Johnstech International Corporation Impedance controlled interconnection device
US6300781B1 (en) * 1998-10-30 2001-10-09 St Assembly Test Services Pte Ltd Reliable method and apparatus for interfacing between a ball grid array handler and a ball grid array testing system
US6515870B1 (en) * 2000-11-27 2003-02-04 Intel Corporation Package integrated faraday cage to reduce electromagnetic emissions from an integrated circuit
US7106050B1 (en) * 2005-06-08 2006-09-12 Broadcom Corporation Apparatus for shielding a device under test from electromagnetic waves
US7553189B2 (en) * 2007-10-22 2009-06-30 Hon Hai Precision Industry Co., Ltd. Electrical socket for interconnecting camera module with substrate

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02288083A (en) * 1989-04-26 1990-11-28 Mitsubishi Electric Corp Ic socket
SG67501A1 (en) * 1997-05-12 1999-09-21 Advantest Corp Semiconductor device testing apparatus
US6400577B1 (en) * 2001-08-30 2002-06-04 Tyco Electronics Corporation Integrated circuit socket assembly having integral shielding members
JP2004006199A (en) * 2001-12-27 2004-01-08 Moldec Kk Connector for integrated circuit, and assembly for mounting integrated circuit
US7026806B2 (en) * 2003-06-30 2006-04-11 International Business Machines Corporation Apparatus for preventing cross talk and interference in semiconductor devices during test
CN100508301C (en) * 2004-06-10 2009-07-01 Fci亚洲技术有限公司 Socket connector assembly for IC card and IC card connector
JP4905876B2 (en) * 2005-10-31 2012-03-28 日本発條株式会社 Method for manufacturing conductive contact holder and conductive contact holder
US7601009B2 (en) * 2006-05-18 2009-10-13 Centipede Systems, Inc. Socket for an electronic device
JP4516938B2 (en) * 2006-06-16 2010-08-04 Smk株式会社 Socket for mounting electronic components
JP2010003511A (en) * 2008-06-19 2010-01-07 Yokowo Co Ltd Socket for ic package inspection
TWI382193B (en) * 2009-02-17 2013-01-11 Quanta Comp Inc Testing system and testing method
JP2012243487A (en) * 2011-05-18 2012-12-10 Alps Electric Co Ltd Socket for electronic component

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6203329B1 (en) * 1995-07-07 2001-03-20 Johnstech International Corporation Impedance controlled interconnection device
US6300781B1 (en) * 1998-10-30 2001-10-09 St Assembly Test Services Pte Ltd Reliable method and apparatus for interfacing between a ball grid array handler and a ball grid array testing system
US6515870B1 (en) * 2000-11-27 2003-02-04 Intel Corporation Package integrated faraday cage to reduce electromagnetic emissions from an integrated circuit
US7106050B1 (en) * 2005-06-08 2006-09-12 Broadcom Corporation Apparatus for shielding a device under test from electromagnetic waves
US7553189B2 (en) * 2007-10-22 2009-06-30 Hon Hai Precision Industry Co., Ltd. Electrical socket for interconnecting camera module with substrate

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP3278118A4 *

Also Published As

Publication number Publication date
JP2018511806A (en) 2018-04-26
PH12017501810A1 (en) 2018-04-23
CN107683416A (en) 2018-02-09
SG11201708108VA (en) 2017-10-30
EP3278118A4 (en) 2019-01-16
EP3278118A1 (en) 2018-02-07
KR20170134612A (en) 2017-12-06

Similar Documents

Publication Publication Date Title
US6541991B1 (en) Interface apparatus and method for testing different sized ball grid array integrated circuits
KR101071371B1 (en) Probe card for testing film package
US8939784B2 (en) Test socket having a housing with clamping devices to connect the housing to a floating guide
US6407566B1 (en) Test module for multi-chip module simulation testing of integrated circuit packages
JP6478949B2 (en) High temperature ceramic socket configured to test packaged semiconductor devices
KR101392399B1 (en) Burn-in socket for test
US4700132A (en) Integrated circuit test site
US20120299614A1 (en) Test socket with a rapidly detachable electrical connection module
US6208158B1 (en) Zero static force assembly for wireless test fixtures
KR100989673B1 (en) Test socket for small outline package ic
KR101483757B1 (en) Connector for electrical connection
KR101108481B1 (en) Socket for testing semiconductor chip package
US9188605B2 (en) Integrated circuit (IC) test socket with Faraday cage
KR101683018B1 (en) Test board having contact rubber and Burn-in test socket using the same
US6960092B1 (en) Compression mount and zero insertion force socket for IC devices
KR20090075941A (en) Apparatus for testing semiconductor device package and multi-level pusher used the same
WO2016160009A1 (en) Integrated circuit (ic) test socket with faraday cage background
KR20120132391A (en) Test socket with a rapidly detachable electrical connection module
US7352197B1 (en) Octal/quad site docking compatibility for package test handler
KR102287237B1 (en) Insert assembly for receiving semiconductor device and test tray including the same
KR20130071816A (en) Test unit for integrated circuit
KR101183612B1 (en) Probe structure of probe card
US11714105B2 (en) Socket and inspection socket
US11460501B1 (en) High voltage semiconductor test system with multiple sites for use with a pick and place handler
US8998621B2 (en) Socket mount

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15888016

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2017551649

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 11201708108V

Country of ref document: SG

Ref document number: 12017501810

Country of ref document: PH

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20177031813

Country of ref document: KR

Kind code of ref document: A