The present invention relates to a memory cell arrangement comprising a multiplicity of DRAM memory cells which are arranged in cell rows and cell columns and the selection transistor of which comprises in each case a first gate electrode and also a rear side electrode. The memory cell arrangement contains...http://www.google.es/patents/US7321514?utm_source=gb-gplus-sharePatente US7321514 - DRAM memory cell arrangement
