A computer system has a processor coupled to a cache controller, uses page mode memory devices and performs page hit detection on the processor local bus. Column address and data values are latched by a memory controller on memory write operations to allow early completion of the cycle so that the next...http://www.google.es/patents/US5303364?utm_source=gb-gplus-sharePatente US5303364 - Paged memory controller
