A system and method for testing a computing system by introducing stall cycles at an arbiter that controls access to a bus that is commonly used by the CPU and I/O devices for stressing the computing system with regard to the latency and bandwidth....http://www.google.es/patents/US5280608?utm_source=gb-gplus-sharePatente US5280608 - Programmable stall cycles
