A memory device having memory cells supplied with a separate higher voltage power than the separate power supplied to memory logic, and a lower power state that entails removing power from at least some of the logic such that refresh operations to preserve the contents of the memory cells continue to...http://www.google.es/patents/US7085152?utm_source=gb-gplus-sharePatente US7085152 - Memory system segmented power supply and control
