A semiconductor package which includes a generally planar die paddle defining multiple peripheral edge segments and a plurality of leads which are segregated into at least two concentric rows. Connected to the top surface of the die paddle is at least one semiconductor die which is electrically connected...http://www.google.es/patents/US7977774?utm_source=gb-gplus-sharePatente US7977774 - Fusion quad flat semiconductor package
