A method of implementing a multi-port memory circuit in the memory resources of configuration logic blocks of programmable logic devices. The multi-port memory circuit to be implemented comprises a memory array having memory locations for storing data, read ports for reading data from the memory array...http://www.google.es/patents/US5448522?utm_source=gb-gplus-sharePatente US5448522 - Multi-port memory emulation using tag registers
