A pipelining information processor which includes a memory, an instruction buffer, an execution stage, a logical address generator coupled with the instruction buffer, a physical address generator, and logic for fetching an instruction from the instruction buffer to the execution stage. The input to...http://www.google.es/patents/US4561052?utm_source=gb-gplus-sharePatente US4561052 - Instruction prefetch system
