A processor that includes an execution pipeline that executes a programmed flow of instructions is provided. The processor also includes an instruction pointer generator configured to generate an instruction pointer. Furthermore, the processor includes a branch prediction circuit configured to receive...http://www.google.es/patents/US5987599?utm_source=gb-gplus-sharePatente US5987599 - Target instructions prefetch cache
