A high speed data storage array is defined utilizing a unique cell design for high speed sampling of a rapidly changing signal. Each cell of the array includes two input gates between the signal input and a storage capacitor. The gates are controlled by a high speed row clock and low speed column clock...http://www.google.es/patents/US4811285?utm_source=gb-gplus-sharePatente US4811285 - Analog storage integrated circuit
