A memory control device for arbitrating memory access contention among bus masters while ensuring, regarding each bus master, the required transfer rate within the required time margin. A device external to LSI 100 writes into the transfer rate information storage unit 111 the transfer rate information...http://www.google.es/patents/US6820152?utm_source=gb-gplus-sharePatente US6820152 - Memory control device and LSI
