A method for fabricating a vertical integrated circuit is disclosed. Integrated circuits are fabricated on a substrate with layers of predetermined weak and strong bond regions where deconstructed layers of integrated circuits are fabricated at or on the weak bond regions. The layers are then peeled...http://www.google.es/patents/US7145219?utm_source=gb-gplus-sharePatente US7145219 - Vertical integrated circuits
