Two-unit architecture for a microprocessor having one unit to execute program instructions and another unit to fetch the instructions in their proper sequence, being arranged to permit the overlap of fetch and execute cycles to increase program execution speed. Each unit includes a register array for...http://www.google.es/patents/US4079455?utm_source=gb-gplus-sharePatente US4079455 - Microprocessor architecture
