An interrupt generating register within an interrupt control circuit is mapped in a memory space of the node. By issuing a store command to the memory space, the node transmits the store command to an address of the interrupt generating register via a network. An interrupt control circuit receives the...http://www.google.es/patents/US7058744?utm_source=gb-gplus-sharePatente US7058744 - Cluster system, computer and program
