A processor having two separate and relatively independent memory controllers to achieve a dual interface architecture. A first memory controller is coupled to the host interface for retrieving data and instructions and a second memory controller is coupled to an independent local bus for interfacing...http://www.google.es/patents/US5664162?utm_source=gb-gplus-sharePatente US5664162 - Graphics accelerator with dual memory controllers
