A graphics accelerator chip which interprets instructions and data transferred from a microprocessor via an external data bus logically coupled to the microprocessor. A host logic interface buffers the information received from the microprocessor with an on-chip first-in first-out...http://www.google.es/patents/US5751295?utm_source=gb-gplus-sharePatente US5751295 - Graphics accelerator chip and method
