IIIH
US006825569B2
(12) United States Patent (io) Patent No.: US 6,825,569 B2
Jiang et al. (45) Date of Patent: Nov. 30,2004
(54) BGA PACKAGE HAVING SUBSTRATE WITH PATTERNED SOLDER MASK DEFINING OPEN DIE ATTACH AREA
(75) Inventors: Tongbi Jiang, Boise, ID (US); Edward Schrock, Boise, ID (US)
(73) Assignee: Micron Technology, Inc., Boise, ID (US)
( * ) Notice: Subject to any disclaimer, the term ol this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
(21) Appl. No.: 09/258,961
(22) Filed: Mar. 1, 1999
(65) Prior Publication Data
US 2001/0013642 Al Aug. 16, 2001
Related U.S. Application Data
(62) Division ol application No. 09/191,215, filed on Nov. 12, 1998, now Pat. No. 6,048,755.
(51) Int. CI.7 H01L 23/48; H01L 23/52;
H01L 29/40
(52) U.S. CI 257/783; 257/780; 257/782;
257/784; 257/787; 257/702; 257/713
(58) Field of Search 257/783-784,
257/782, 780, 738, 702, 787, 713, 737
(56) References Cited
U.S. PATENT DOCUMENTS
5,216,278 A 6/1993 Lin et al 257/688
5,360,942 A * 11/1994 Hoffman et al 174/52.4
5,397,921 A 3/1995 Karnezos 257/779
5,409,865 A 4/1995 Karnezos 437/210
5,420,460 A 5/1995 Massingill 257/693
5,663,593 A 9/1997 Mostalazadeh et al 257/666
5,674,785 A 10/1997 Akram et al.
5,729,432 A * 3/1998 Shim et al 361/690
5,734,198 A 3/1998 Stave 257/666
5.739.585 A * 4/1998 Akram et al 257/698
5,739,588 A * 4/1998 Ishida et al 257/782
5,741,622 A 4/1998 Arima 430/270.1
5,767,575 A 6/1998 Lan et al 257/701
5,770,347 A 6/1998 Saitoh et al 430/280.1
5,780,923 A 7/1998 Courtenay 257/666
5,789,803 A 8/1998 Kinsman
5.796.586 A * 8/1998 Lee et al 361/748
5,804,880 A 9/1998 Mathew 257/779
5,893,726 A 4/1999 Farnworth et al.
5,915,169 A * 6/1999 Heo 438/118
5,920,118 A * 7/1999 Kong 257/684
6,013,948 A 1/2000 Akram et al.
6,020,629 A 2/2000 Farnworth et al.
6,048,755 A 4/2000 Jiang et al.
6,057,597 A 5/2000 Farnworth et al.
OTHER PUBLICATIONS
Roget's II, The New Thesaurus, 3rd Edition, Houghton Mifflin Company, 1995, p. 213.
Random House Webster's College Dictionary, Random House, New York, 1997, p. 297.
* cited by examiner
Primary Examiner—Nitin Parenkh
(74) Attorney, Agent, or Firm—Stephen A. Gratton
![[blocks in formation]](http://www.google.es/patents?id=jbURAAAAEBAJ&hl=es&ie=ISO-8859-1&output=text&pg=PA1&img=1&zoom=3&hl=es&q=flatulence&cds=1&sig=ACfU3U17nCZ3oNBDj1UiAPzjYRIzZZ2rmA&edge=0&edge=stretch&ci=487,619,259,18)
A BGA package and a method of fabricating the BGA package is provided. The package includes a substrate having a first surface with a pattern of conductors thereon, and an opposing second surface with a die attach area thereon. A first solder mask is formed on the first surface with via openings to ball bonding pads on the conductors. A second solder mask is formed on the second surface with an opening on the die attach area. The opening in the second solder mask permits a die to be placed through the opening and adhesively bonded directly to the substrate. The die can then be wire bonded to the conductors and encapsulated in an encapsulating resin. In addition solder balls can be placed in the via openings and bonded to the ball bonding pads.
7 Claims, 6 Drawing Sheets