A method of fabricating a lower bottom electrode for a memory element and a semiconductor structure having the same includes forming a dielectric layer over a semiconductor substrate having a plurality of conductive contacts formed therein to be connected to access circuitry, forming a dielectric cap...http://www.google.es/patents/US8129268?utm_source=gb-gplus-sharePatente US8129268 - Self-aligned lower bottom electrode
